Citation: | SHAN Weiwei, CHEN Xin, LU Yinchao, et al., “A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation,” Chinese Journal of Electronics, vol. 24, no. 3, pp. 513-517, 2015, doi: 10.1049/cje.2015.07.013 |
Dai Hao and Shen Xiaojun, "Rearrageability of the 7-stage 16×16 shuffle exchange network", Acta Electronica Sinica, Vol.35, No.10, pp.1875-1891, 2007. (in Chinese)
|
X. Yang and R.B. Lee, "Fast subword permutation instructions using omega and flip network stages," Proc. of the IEEE International Conference on Computer Design, Austin, Texas, USA, pp.15-22, 2000.
|
Zhijie Jerry Shi, Bit permutation instructions: Architecture, implementation and cryptographic properties, Ph.D. dissertation, Princeton University, Princeton, NJ, USA, 2004.
|
Z. Shi, X. Yang and R.B. Lee, "Arbitrary bit permutation in one or two cycles," Proc. of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, June 2003.
|
Y. Qu. "Research and design on reconfigurable cipher logic", Ph.D. dissertation, Beijing Science and Process University, Beijing, China, 2003.
|
John P. McGregor and Ruby B. Lee, "Architectural techniques for accelerating subword permutations with repetitions", IEEE Trans. VLSI sys, Vol.11, No.3, pp.325-335, 2003
|
Dai Yi, Su Jinshu and Sun Zhiang, "A survey on high performance switch architecture", Acta Electronica Sinica, Vol.38, No.10, pp.2389-2399, 2010. (in Chinese)
|
Shuo-Yen Robert Li and Xuesong Jonathan Tan, "On rearrangeability of tandem connection of Banyan-Type networks", IEEE Trans. Communications, Vol.57, No.1, pp.164-170, 2009.
|
Rui Liu, "Chaos-based fingerprint images encryption using symmetric cryptography", Proc. of 9th IEEE International Conference on Fuzzy Systems and Knowledge Discovery, Sichuan, China, pp.2153-2156, 2012.
|
Daesun Oh and Keshab K. Parhi, "Low-complexity switch network for reconfigurable LDPC decoders", IEEE Trans. VLSI sys, Vol.18, No.1, 2010.
|