Citation: | DING Yanyu, HU Jianguo, WANG Deming, et al., “A High-Performance RSA Coprocessor Based on Half-Carry-Save and Dual-Core MAC Architecture,” Chinese Journal of Electronics, vol. 27, no. 1, pp. 70-75, 2018, doi: 10.1049/cje.2017.11.013 |
A. Miyamoto, N. Homma, T. Aoki, et al., "Systematic design of RSA processors based on high-radix montgomery multipliers", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.19, No.7, pp.1136-1146, 2011.
|
M. Knezevic, F. Vercauteren and I. Verbauwhede, "Faster interleaved modular multiplication based on Barrett and Montgomery reduction methods", IEEE Transactions on Computers, Vol.59, No.12, pp.1715-1721, 2010.
|
A.P. Renardy, N. Ahmadi, A.A. Fadila, et al., "Hardware implementation of montgomery modular multiplication algorithm using iterative architecture", 2015 International Seminar on Intelligent Technology and Its Applications (ISITIA), Surabaya, Indonesia, pp.99-102, 2015.
|
A. Nadjia and A. Mohamed, "High throughput parallel montgomery modular exponentiation on FPGA", 20149th International Conference on Design & Test Symposium (IDT), Algeries, Algeria, pp.225-230, 2014.
|
L. Wen-Ching, Y. Jheng-Hao and S. Ming-Der, "Scalable montgomery modular multiplication architecture with low-latency and low-memory bandwidth requirement", IEEE Transactions on Computers, Vol.63, No.2, pp.475-483, 2014.
|
S.H. Wang, W.C. Lin, J.H. Ye, et al., "Fast scalable radix-4 montgomery modular multiplier", 2012 IEEE International Symposium on Circuits and Systems (ISCAS), Seoul, South Korea, pp.3049-3052, 2012.
|
M.H. Huang, K. Gaj and T. El-Ghazawi, "New hardware architectures for montgomery modular multiplication algorithm", IEEE Transactions on Computers, Vol.60, No.7, pp.923-936, 2011.
|
M.-D. Shieh and W.-C. Lin, "Word-based montgomery modular multiplication algorithm for low-latency scalable architectures", IEEE Transactions on Computers, Vol.59, No.8, pp.1145-1151, 2010.
|
G. Perin, D.G. Mesquita, F.L. Herrmann, et al., "Montgomery modular multiplication on reconfigurable hardware:fully systolic array versus parallel implementation", 2010 VI Southern Programmable Logic Conference (SPL), Ipojuca, Porto de Galinhas Beach, BRAZIL, pp.61-66, 2010.
|
S. Ming-Der, C. Jun-Hong, L. Wen-Ching, et al., "A new algorithm for high-speed modular multiplication design", IEEE Transactions on Circuits and Systems I:Regular Papers, Vol.56, No.9, pp.2009-2019, 2009.
|
R. Verma, M. Dutta and R. Vig, "Early-word-based montgomery modular multiplication algorithm", 20152nd International Conference on Signal Processing and Integrated Networks (SPIN), Noida, Delhi-NCR, India, pp.595-600, 2015.
|
K. Shiann-Rong, W. Jiun-Ping and C. Kai-Cheng, et al., "Energy-efficient high-throughput montgomery modular multipliers for RSA cryptosystems", IEEE Transactions on Very Large Scale Integration (Vlsi) Systems, Vol.21, No.11, pp.1999-2009, 2013.
|
C.A. da Costa, R.L. Moreno, O.S.A. Carpinteiro, et al., "A 1024 bit RSA coprocessor in CMOS", 201325th International Conference on Microelectronics (ICM), Beirut, Lebanon, pp.1-4, 2013.
|
D.M. Wang, Y.Y. Ding, J.G. Hu, et al., "Low power hardware design for montgomery modular multiplication", IET International Conference on Information and Communications Technologies (IETICT 2013), Beijing, China, pp.124-128, 2013.
|
D.M. Wang, Y.Y. Ding, J. Zhang, et al., "Area-efficient and ultra-low-power architecture of RSA processor for RFID", Electronics Letters, Vol.48, No.19, pp.1185-U1131, 2012.
|
L. Chen, W.Z. Sun, X.Y. Chen et al., "Montgomery modular inversion algorithm based on signed digit system and hardware implementation", Acta Electronica Sinica, Vol.40, No.3, pp.489-494, 2012. (In Chinese)
|