Citation: | ZHAO Yuyue, JIANG Yingdan, YANG Yu, et al., “A CDR System Based on Improved Second Order Digital Filter, Hysteretic Voter and Phase Interpolator,” Chinese Journal of Electronics, vol. 28, no. 6, pp. 1227-1233, 2019, doi: 10.1049/cje.2019.08.006 |
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, New York, 2003.
|
Y. Doi, T. Shibasaki, T. Danjo, et al., "A 32 Gb/s data interpolator receiver with two-tap DFE fabricated with 28-nm CMOS process", IEEE Journal of Solid-state Circuits, Vol.48, No.12, pp.3258-3267, 2013.
|
K. Fukuda, H. Yamashita, G. Ono, et al., "A 12.3-mW-12.5-Gb/s complete transceiver in 65nm CMOS process", IEEE Journal of Solid-state Circuits, Vol.45, No.12, pp.2838-2849, 2010.
|
C.F. Liao and S.I. Liu, "A 40 Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery", IEEE Journal of Solid-state Circuits, Vol.43, No.11, pp.2492-2502, 2008.
|
W.J. Dally and J.W. Poulton, Digital System Engineering, Cambridge University Press, 1998.
|
J.G. Proakis, Digital Communications, 4th ed., McGraw-Hill, New York, 2001.
|
J. Lee, K.S. Kundert and B.Razavi, "Analysis and modeling of bang-bang clock and data recovery circuits", IEEE Journal of Solid-state Circuits, Vol.39, No.9, pp.1571-1580, 2004.
|
R. Kreienkamp, U. Langmann, C. Zimmermann, et al., "A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator", IEEE Journal of Solid-state Circuits, Vol.40, No.3, pp.736-743, 2005.
|
G. Shu, S. Saxena, W.S. Choi, et al., "A referenceless clock and data recovery circuit using phase-rotating phase-locked loop", IEEE Journal of Solid-state Circuits, Vol.49, No.4, pp.1036-1047, 2014.
|
A.A. Hafez, M.S. Chen and C.K. YANG, "A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nmCMOS", 2013 IEEE International Solid-state Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, pp.38-39, 2013.
|