PALES: Optimizing Secure Data Deletion in SSDs via Page Group and Reprogram Speedup

NIE Shiqiang; WU Weiguo; ZHANG Chi; ZHANG Chen

doi:10.1049/cje.2020.00.379

Volume 31 Issue 1

Jan. 2022

Turn off MathJax

Article Contents

Article Navigation > Chinese Journal of Electronics > 2022 > 31(1): 40-51

NIE Shiqiang, WU Weiguo, ZHANG Chi, et al., “PALES: Optimizing Secure Data Deletion in SSDs via Page Group and Reprogram Speedup,” Chinese Journal of Electronics, vol. 31, no. 1, pp. 40-51, 2022, doi: 10.1049/cje.2020.00.379

Citation:

NIE Shiqiang, WU Weiguo, ZHANG Chi, et al., “PALES: Optimizing Secure Data Deletion in SSDs via Page Group and Reprogram Speedup,” Chinese Journal of Electronics, vol. 31, no. 1, pp. 40-51, 2022, doi: 10.1049/cje.2020.00.379

Citation:

PDF( 6519 KB)

PALES: Optimizing Secure Data Deletion in SSDs via Page Group and Reprogram Speedup

doi: 10.1049/cje.2020.00.379

1.
Department of Computer Science and Technology, Xi’an Jiaotong University, Xi’an 710049, China

Funds: This work was supported by the National Key Research and Development Program of China (2016YFB0201800), the National Science Foundation of China (61972311), and Shandong Provincial Natural Science Foundation, China (ZR2019LZH007)

More Information

Author Bio:
(corresponding author) is currently pursuing the Ph.D. degree at the School of Computer Science and Technology, Xi’an Jiaotong University, Xi’an, China. His research interests include flash memory, non-volatile memory, and architecture optimization. (Email: nsqiang@gmail.com)

received the M.S and Ph.D. degrees from Xi’an Jiaotong University, Xi’an, China, in 1993 and 2006, respectively. He is currently a Professor in the School of Computer Science and Technology, Xi’an Jiaotong University, where he is also the Deputy Director of the Neo Computer Institute. His current research interests include high performance computing, computer network, embedded system, FPGA, cloud computing, and flash memory. Dr. Wu is a Senior Member of Chinese Computer Federation, a Standing Committee Member of High-Performance Computing Clusters in Chinese Computer Federation and Microcomputer (Embedded System) in Chinese Computer Federation, and the Director of Shaanxi Computer Federation. (Email: wgwu@xjtu.edu.cn)

is currently pursuing the Ph.D. degree at the School of Computer Science and Technology, Xi’an Jiaotong University. His research interests include performance optimization of SMR drive and SSD-SMR based hybrid storage architecture. (Email: chi.zhang@stu.xjtu.edu.cn)

received the B.S. and M.S. degrees in computer science and technology from Xi’an Jiaotong University, China, in 2019 and 2021, respectively. His current research interests include performance optimization of SMR drive and cache resource allocation algorithm. (Email: zhang673287931@stu.xjtu.edu.cn)
Received Date: 2020-11-20
Accepted Date: 2021-07-11

Available Online: 2021-09-06

Publish Date: 2022-01-05

Abstract

Abstract

As solid-state drives (SSD) have been widely adopted, secure data deletion becomes an essential component for ensuring user privacy, preventing sensitive data leakage. Due to the erase-before-write property, erasure operation and scrub operation substituting for overwriting technologies are proposed to meet the requirements. However, both methods bring the severe page-copying issue, declining read/write performance, and shortening the lifetime of SSD. In this paper, this issue is alleviated by reserving pages at the page allocation stage to mitigate program disturbance and increasing program step voltage during reprogramming operation to reduce the reprogram latency. The proposed scheme is evaluated by a series of experiments; the results show that the proposed scheme could achieve significant deletion time reduction and alleviate page-copying overhead.
- NAND flash,
- Data deletion,
- Reprogram,
- Program voltage

FullText(HTML)

References(36)

References

[1]	C. Mina, K. Kimb, H. Cho, et al., “SFS: Random write considered harmful in solid state drives,” in Proc. of 10th USENIX Conference on File and Storage Technologies, San Jose, CA, pp.12–28, 2012.
[2]	J. Huang, J. Xu, X. Xing, et al., “FlashGuard: Leveraging intrinsic flash properties to defend against encryption ransomware,” in Proc. of the 2017 ACM SIGSAC Conference on Computer and Communications Security, New York, pp.2231–2244, 2017.
[3]	M. Wei, L. M. Grupp, F. E. Spada, et al., “Reliably erasing data from flash-based solid state drives,” in Proc. of the 9th USENIX Conference on File and Storage Technologies, San Jose, California, pp.8–21, 2011.
[4]	M. M. Hasan and B. Ray, “Data recovery from scrubbed NAND flash storage: Need for analog sanitization,” in Proc. of the 29th USENIX Security Symposium, Boston, MA, pp.1399–1408, 2020.
[5]	S.L. Garfinkel and A. Shelat, “Remembrance of data passed: A study of disk sanitization practices,” IEEE Security Privacy, vol.1, no.1, pp.17–27, 2003. doi: 10.1109/MSECP.2003.1176992
[6]	J. Reardon, S. Capkun, and D. Basin, “Data node encrypted file system: Efficient secure deletion for flash memory,” in Proc. of the 21st USENIX Security Symposium, Bellevue, WA, pp.17–33, 2012.
[7]	T. Ristenpart and S. Yilek, “When good randomness goes bad: Virtual machine reset vulnerabilities and hedging deployed cryptography,” in Proc. of the 17th Network and Distributed System Security Symposium, San Diego, CA, http://pages.cs.wisc.edu/~rist/papers/ sslhedge.pdf, 2010.
[8]	Y. Li, W. Teng, W. Zhang, et al., “SADUS: Secure data deletion in user space for mobile devices,” Computers Security, vol.77, pp.612–626, 2018. doi: 10.1016/j.cose.2018.05.013
[9]	W. Wang, CC. Ho, YH. Chang, et al., “Scrubbing-aware secure deletion for 3D NAND flash,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.37, no.11, pp.2790–2801, 2018. doi: 10.1109/TCAD.2018.2857260
[10]	S. Jia, L. Xia, B. Chen, et al., “NFPS: Adding undetectable secure deletion to flash translation layer,” in Proc. of the 11th ACM on Asia Conference on Computer and Communications Security, Xi’an, pp.305–315, 2016.
[11]	B. Li and D. H. Du, “Tasecure: Temperature-aware secure deletion scheme for solid state drives,” in Proc. of the 2019 on Great Lakes Symposium on VLSI, Tysons Corner, VA, pp.275–278, 2019.
[12]	R. S. Liu, C. L. Yang, and W. Wu, “Optimizing NAND flash-based SSDs via retention relaxation,” in Proc. of the 10th USENIX Conference on File and Storage Technologies, San Jose, CA, pp.11–25, 2012.
[13]	N. Agrawal, V. Prabhakaran, T. Wobber, et al., “Design tradeoffs for SSD performance,” in Proc. of the USENIX 2008 Annual Technical Conference, Boston, Massachusetts, pp.57–70, 2008.
[14]	A. Tavakkol, J. Gómez-Luna, M. Sadrosadati, et al., “MQsim: A framework for enabling realistic studies of modern multi-queue SSD devices,” in Proc. of the 16th USENIX Conference on File and Storage Technologies, Oakland, CA, pp.49–66, 2018.
[15]	A. Tavakkol, P. Mehrvarzy, M. Arjomand, et al., “Performance evaluation of dynamic page allocation strategies in SSDs,” ACM Transactions on Modeling and Performance Evaluation of Computing Systems, vol.1, no.2, pp.1–33, 2016.
[16]	Y. Chang, Y. Chang, T. Kuo, et al., “Achieving SLC performance with MLC flash memory,” in Proc. of the 52nd ACM/EDAC/IEEE Design Automation Conference, New York, NY, pp.1–6, 2015.
[17]	J. Park, J. Jeong, S. Lee, et al., “Improving performance and lifetime of NAND storage systems using relaxed program sequence,” in Proc. of the 53nd ACM/EDAC/IEEE Design Automation Conference, Austin, TX, pp.1–26, 2016.
[18]	M. Fabio, Y. Gala, Y. Eitan, et al., “The devil is in the details: Implementing flash page reuse with WOM codes,” in Proc. of the 14th USENIX Conference on File and Storage Technologies, Santa Clara, CA, pp.95–109, 2016.
[19]	W. Choi, M. Jung, and M. Kandemir, “Invalid data-aware coding to enhance the read performance of high-density flash memories,” in Proc. of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, Fukuoka, pp.482–494, 2018.
[20]	KD. Suh, BH. Suh, YH. Lim, et al., “A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme,” IEEE Journal of Solid-State Circuits, vol.30, no.11, pp.1149–1156, 1995. doi: 10.1109/4.475701
[21]	Q. Xiong, F. Wu, Z. Lu, et al., “Characterizing 3D floating gate NAND flash: Observations, analyses, and implications,” ACM Transactions on Storage, vol.14, no.2, pp.1–31, 2018.
[22]	Y. Cai, O. Mutlu, E. F. Haratsch, et al., “Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation,” in Proc. of IEEE 31st International Conference on Computer Design, Asheville, NC, pp.123–131, 2013.
[23]	Y. Pan, G. Dong, Q. Wu, et al., “Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications,” in Proc. of IEEE International Symposium on High-Performance Computer Architecture, New Orleans, LA, pp.179–188, 2012.
[24]	N. Papandreou, H. Pozidis, T. Parnell, et al., “Characterization and analysis of bit errors in 3D TLC NAND flash memory,” in Proc. of 2019 IEEE International Reliability Physics Symposium, Monterey, CA, pp.329–335, 2019.
[25]	K. Zhao, W. Zhao, H. Sun, et al., “LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives,” in Proc. of the 11th USENIX Conference on File and Storage Technologies, San Jose, CA, pp.243–256, 2013.
[26]	F. Wu, Y. Zhu, Q. Xiong, et al., “Characterizing 3D charge trap NAND flash: Observations, analyses and applications,” in Proc. of IEEE 36th International Conference on Computer Design, Orlando, FL, pp.381–389, 2018.
[27]	M. Bjørling, J. Gonzalez, and P. Bonnet, “Lightnvm: The linux open-channel SSD subsystem,” in Proc. of the 15th USENIX Conference on File and Storage Technologies, Santa clara, CA, pp.359–373, 2017.
[28]	A. Biryukov, D. Khovratovich, and I. Nikolić, “Distinguisher and related-key attack on the full AES-256,” in Proc. of the 29th Annual International Cryptology Conference on Advances in Cryptology, Berlin, Heidelberg, pp.231–249, 2009.
[29]	J. Cui, Y. Zhang, W. Wu, et al., “Dlv: Exploiting device level latency variations for performance improvement on flash memory storage systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.37, no.8, pp.1546–1559, 2017.
[30]	Y. Hu, H. Jiang, D. Feng, et al., “Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity,” in Proc. of the International Conference on Supercomputing, Tucson, Arizona, pp.96–107, 2011.
[31]	D. Narayanan, A. Donnelly, and A. Rowstron, “Write off-loading: Practical power management for enterprise storage,” ACM Transactions on Storage, vol.4, no.3, pp.1–23, 2008.
[32]	D. Narayanan, E. Thereska, A. Donnelly, et al., “Migrating server storage to SSDs: Analysis of tradeoffs,” in Proc. of the 4th ACM European Conference on Computer Systems, Nuremberg, pp.145–158, 2009.
[33]	R. Jin, H. Cho, and T. Chung, “An encryption approach to secure modification and deletion for flash-based storage,” IEEE Transactions on Consumer Electronics, vol.60, no.4, pp.662–667, 2014. doi: 10.1109/TCE.2014.7027340
[34]	S. Jia, L. Xia, B. Chen, et al., “Deftl: Implementing plausibly deniable encryption in flash translation layer,” in Proc. of the 2017 ACM SIGSAC Conference on Computer and Communications Security, Dallas, Texas, pp.2217–2229, 2017.
[35]	P. Lin, Y. Chang, Y. Li, et al., “Achieving fast sanitization with zero live data copy for MLC flash memory,” in Proc. of the 2018 IEEE/ACM International Conference on Computer-Aided Design, San Diego, CA, pp.1–8, 2018.
[36]	M. Kim, J. Park, G. Cho, et al., “Evanesco: Architectural support for efficient data sanitization in modern flash-based storage systems,” in Proc. of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems, Lausanne, pp.1311–1326, 2020.