Citation: | LI Wei, ZENG Xiaoyang, DAI Zibin, et al., “A High Energy-Efficient Reconfigurable VLIW Symmetric Cryptographic Processor with Loop Buffer Structure and Chain Processing Mechanism,” Chinese Journal of Electronics, vol. 26, no. 6, pp. 1161-1167, 2017, doi: 10.1049/cje.2017.06.010 |
Lisa Wu, Chris Weaver and Todd Austin, "Cryptomaniac:A fast flexible architecture for secure communication", Proc. of 28th Annual International Symposium on Computer Architecture (ISCA 2001), pp.110-119, 2001.
|
Sean O'Melia and Adam J. Elbirt, "Enhancing the performance of symmetric-key cryptography via instruction set extensions", IEEE Transactions on Very Large Scale Integration Systems, Vol.18, No.11, pp.1505-1518, 2010.
|
Wei Huang, Jun Han, Shuai Wang and Xiaoyang Zeng, "A lowcomplexity heterogeneous multi-core platform for security SoC", IEEE Asian Solid-State Circuits Conference (ASSCC 2010), pp.1-4, 2010.
|
Buchty R., Heintze N. and Oliva D., "Cryptonite-A programmable crypto processor architecture for high-bandwidth applications", International Conference on Architecture of Computing Systems, pp.184-198, 2004.
|
D. Theodoropoulos, A. Siskos and D. Pnevmatikatos, "CCproc:A custom VLIW cryptography co-processor for symmetric-key ciphers", Reconfigurable Computing:Architectures, Tools and Applications, LNCS, pp.318-323, 2009.
|
Li Wei, Zeng Xiaoyang, Nan Longmei, et al., "A reconfigurable block cryptographic processor based on VLIW architecture", China Communications, Vol.13, No.1, pp.91-99, 2016.
|
H. Dobbertin, L. Knudsen, M. Robshaw, et al., "Advanced encryption standard-AES", LNCS, Vol.3373, No.8, pp.2200-2203, 2005.
|
L. Han and B. Guoqiang, "Hardware implementation analysis of SHA3 candidates algorithms", IEEE International Conference on Solid-state Integrated Circuit Technology, pp.266-268, 2010.
|
Robshaw M. and Billet O., New Stream Cipher Designs:The eSTREAM Finalists, Springer-Verlag Berlin, Heidelberg, 2008.
|
Preneel B., "ECRYPT:The cryptographic research challenges for the next decade", International Conference on Security in Communication Networks, pp.1-15, 2004.
|
Hell M., Johansson T., Maximov A., et al., "A stream cipher proposal:Grain-128", IEEE International Symposium on Information Theory, pp.1614-1618, 2006.
|
X. Lai and J. Massey, "A proposal for a new block encryption standard", LNCS, Vol.473, No.10, pp.389-404, 1990.
|
P. Ekdahl and T. Johansson, "A new version of the stream cipher SNOW", In Selected Areas in Cryptography, LNCS, Vol.2595, No.1, pp.47-61, 2002.
|
Preneel B., "New european schemes for signature, integrity and encryption (NESSIE):A status report", International Workshop on Practice and Theory in Public Key Cryptosystems, pp.297-309, 2002.
|
Dai Zibin, Li Wei, et al., "The research and design of parallel instruction targeted at substitution box", IEEE 8th International Conference on ASIC, pp.155-159, 2009.
|
Gao Fei and Dai Zibin, "Reconfigurable design and implementation of data extraction and permutation facing stream cipher algorithm", Applied Mechanics and Materials, pp.2903-2906, 2012.
|
Li Wei, Dai Zibin, et al., "Design and implementation of a highspeed reconfigurable modular arithmetic unit", Advanced Parallel Processing Technologies, LNCS, pp.50-59, 2007.
|
Zhang xueying, Dai Z, Li Wei, et al., "Research and implementation of reconfiguralbe multiplier over Galois field targeted at stream cipher", Applied Computing, Computer Science and Advanced Communication, LNCS, pp.201-209, 2009.
|
Chang Zhongxiang, Dai Zibin and Li Wei, "Research on nonlinear Boolean functions realization of cryptographic algorithms", Application of Electronic Technique, Vol.40, No.7, pp.61-64, 2014.
|
Li Wei, Yang Xuan, et al., "Research on design of a reconfigurable parallel structure targeted at LFSR", IEEE 9th International Conference on ASIC, pp.59-63, 2011.
|
Chen Tao, Yang Xuan, Dai Zibin and Li Wei, "Design of a reconfigurable parallel nonlinear feedback shift resgister structure targeted at stream cipher", Journal of Shanghai Jiaotong University, Vol.47, No.1, pp.28-32, 2013.
|
Fengxiao, Li Wei, Dai Zibin, et al., "Reconfigurable asymmetrical multi-core architecture for block cipher", Acta Electronics Sinica, Vol.45, No.6, pp.1311-1320, 2016. (in Chinese)
|
B. Liu and B. Baas, "Parallel AES encryption engines for many-core processor arrays", IEEE Transactions on Computers, Vol.62, No.3, pp.536-547, 2013.
|