An Ultra Low Steady-State Current Power-on- Reset Circuit in 65nm CMOS Technology

SHAN Weiwei; WANG Xuexiang; LIU Xinning; SUN Huafang

Article Contents

Article Navigation > Chinese Journal of Electronics > 2014 > 23(4): 678-681

SHAN Weiwei, WANG Xuexiang, LIU Xinning, et al., “An Ultra Low Steady-State Current Power-on- Reset Circuit in 65nm CMOS Technology,” Chinese Journal of Electronics, vol. 23, no. 4, pp. 678-681, 2014,

Citation:

SHAN Weiwei, WANG Xuexiang, LIU Xinning, et al., “An Ultra Low Steady-State Current Power-on- Reset Circuit in 65nm CMOS Technology,” Chinese Journal of Electronics, vol. 23, no. 4, pp. 678-681, 2014,

Citation:

PDF( 832 KB)

An Ultra Low Steady-State Current Power-on- Reset Circuit in 65nm CMOS Technology

National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China

Funds: This work was supported by the National Natural Science Foundation of China (No.61006029) and Qing Lan Project.

Received Date: 2013-11-01
Rev Recd Date: 2014-01-01
Publish Date: 2014-10-05

Abstract

Abstract

A novel Power-on-reset (POR) circuit is proposed with ultra-low steady-state current consumption. A band-gap voltage comparator is used to generate a stable pull-up voltage. To eliminate the large current consumptions of the analog part, a power switch is adopted to cut the supply of band-gap voltage comparator, which gained ultra-low current consumption in steady-state after the POR rest process completed. The state of POR circuit is maintained through a state latch circuit. The whole circuit was designed and implemented in 65nm CMOS technology with an active area of 120μm*160μm. Experimental results show that it has a steady pull-up voltage of 0.69V and a brown-out voltage of 0.49V under a 1.2V supply voltage rising from 0V, plus its steady-state current is only 9nA. The proposed circuit is suitable to be integrated in system on chip to provide a reliable POR signal.
- Power-on-reset circuit,
- Brown-out detection,
- Ultra-low steady-state current,
- Band-gap voltage comparator

FullText(HTML)

References(9)

References

Zhou Renyan, Liu Leibo, Yin Shouyi, Luo Ao, Chen Xinkai and Wei Shaojun, A VLSI architecture for the node of wireless image sensor network, Chinese Journal of Electronics, Vol.20, No.4, pp.590-596, 2011.

Bo Li, Yiming Zhai, Bo Yang, Thomas Salter, Martin Peckerar and Neil Goldsman, Ultra low power phase detector and phase-locked loop designs and their application as a receiver, Microelectronics Journal, Vol.42, No.2, pp.358-364, 2011.

Bo Li, Xi Shao, Thomas Salter, Neil Goldsman and George Metze, An antenna co-design dual band RF energy Harvester, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.60, No.12, pp.3256-3266, 2013.

Jun Zhou, Xin Liu, Yat Hei Lam, et al., HEPP: A new in-situ timing-error prediction and prevention technique for variation-tolerant ultra-low-voltage designs, Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC), 2013.

S.K. Wadhwa, et al., Zero steady state current power-on-reset circuit with brown-out detector, Proceedings of the IEEE International Conference on VLSI Design, pp.631-636, 2006.

A. Lazar, M. Florea, D. Burdia, L-C. Lazar, G-A. Lazar and D. Butnicu, A band-gap reference circuit design for power-on reset related circuits, Proceedings of the International Symposium on Signals, Circuits and Systems (ISSCS.2009), pp.1-4, 2009.

Huy-Binh Le, Xuan-Dien Do, Sang-Gug Lee, and Seung-Tak Ryu., A long reset-time power-on reset circuit with brown-out detection capability, IEEE Transactions on Circuits and Systems II. Vol.58, No.11, pp.778-782, 2011.

T. Tanzawa, A process and temperature-tolerant power-on-reset circuit with a flexible detection level higher than the band-gap voltage, Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2008), pp.2302-2305, 2008.

SMIC18_POR₀2₁P8V datasheet, VeriSilicon Microelectronics (Shanghai) Co., Ltd., 2007.

Relative Articles

Supplements(0)

Cited By

Proportional views