Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS

PAN Min; FENG Jun

Article Contents

Article Navigation > Chinese Journal of Electronics > 2015 > 24(1): 71-75

PAN Min and FENG Jun, “Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 71-75, 2015,

Citation:

PAN Min and FENG Jun, “Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 71-75, 2015,

PAN Min and FENG Jun, “Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 71-75, 2015,

Citation:

PAN Min and FENG Jun, “Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 71-75, 2015,

PDF( 601 KB)

Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS

PAN Min^1,2,
FENG Jun^1
,

1.
Institute of RF & OE-ICs, Southeast University, Nanjing 210096, China;
2.
School of Computer and Information, Hefei University of Technology, Hefei 230001, China

Funds: This work is supported by the National High Technology Research and Development Program of China (863 Program) (No.2011AA10305).

More Information

Corresponding author: FENG Jun was born in Huai'an city, Jiangsu Province, China, in 1953. She is a professor and doctoral supervisor in School of Information Science and Engineering of Southeast University, China. Her research work focuses on the design of high-speed optical communication IC. (E-mail: fengjun@seu.edu.cn)
Received Date: 2013-08-01
Rev Recd Date: 2013-12-01
Publish Date: 2015-01-10

Abstract

Abstract

A low-power multi-phase clock 20Gb/s 1:4 Demultiplexer (DEMUX) without inductors is designed in 0.18μm Complementary metal oxide semiconductor (CMOS) process. The 1:4 DEMUX includes two 1:2 DEMUX cells, one 1/2 frequency divider cell, some data and clock buffers. A dynamic CMOS logic latch is used in the 1:2 DEMUX cell and a single clock dynamic-loading latch is used in the 1/2 frequency divider cell. These two kinds of logical structures not only reduce power dissipation and area, but also have an output rail-to-rail level. The rail-to-rail level can offer high noise margin and implement seamless connection without logic level conversion in system integration. The test results show that when the data rate of the input pseudorandom is 20Gb/s and the sequence length is 2³¹-1, this 1:4 DEMUX can work well at a supply voltage of 2V. The output swing is 450mV with external 50 Ohm load and the die size is 0.475× 0.475 mm². The chip power dissipation is 86mW, when four pads connect with a four-channel oscillograph.
- Demultiplexer,
- Low power,
- Dynamic CMOS logic latch,
- Single clock dynamic-loading latch

FullText(HTML)

References(14)

References

G. Wang, Z.G. Wang, W. Li, et al., "40Gb/s demultiplexer based on SiGe process", Research & Progress of SSE, Vol.29, No.2, pp.276-280, 2009.

L. Zhou, D.Y. Wu, J.W. Chen, et al., "12.5Gbps 1:16 DEMUX IC with high speed synchronizing circuits", Journal of Semiconductors, Vol.32, No.12, pp.125010-1-5, 2011.

Jooseok Lee, Jongwon Lee and Kyounghoon Yang, "A lowpower 40-Gb/s 1:2 demultiplexer IC based on a resonant tunneling diode", IEEE Transactions on Nanotechnolog, Vol.11, No.3, pp.431-434, 2012.

B.G. Kim, L.S. Kim, S. Byun, et al., "A 20 Gb/s 1:4 DEMUX without inductors and low-power divider-by-2 circuit in 0.13μm CMOS", IEEE Journal of Solid-State Circuits, Vol.43, No.2, pp.541-549, 2008.

Y.M. Chen, T. Wang and H. Wang, "A 40-Gb/s quarter rate CDR with 1:4 demultiplexer in 90nm CMOS technology" , 2010 12th IEEE International Conference on Communication Technology, Nanjing, China, pp.673-676, 2010.

Takayuki Sekiguchi, Shuhei Amakawa, Noboru Ishihara, et al, "An 8.9mW25Gb/s inductorless 1:4 DEMUX in 90nm CMOS", 2009 International SOC Design Conference, Korea, Busan, pp.404-407, 2009.

A. Mineyamal, T. Suzuki, H. Ito, et al., "A 20Gb/s 1:4 DEMUX with near-rail-to-rail logic swing in 90nm CMOS process", Proceedings of 2009 IEEE MTT-S International Microwave Workshop Series on Signal Integrity and High-Speed Interconnects, Guadalajara, Mexico, pp.119-122. 2009.

F. Xie and Y.Y. Xu, "Design of low voltage ultra high-speed 1:16 DEMUX by 0.18μm CMOS process", Proceedings of the 2nd International Conference on Future Computer and Communication, Wuhan, China, pp.536-539, 2010.

S. Utku and K.K.Y. Chih, "A comprehensive delay model for CMOS CML circuits", IEEE Transitions in Circuits and Systems, Vol.55, No.9, pp.2608-2618, 2008.

X.S. Tang, X.J. Wang, S.Y. Zhang, et al., "A 2-Gb/s 1:16 demultiplexer in 0.18μm CMOS process", Proceedings of 2008 Global Symposium on Millimeter Waves, Nanjing, China, pp.98-100, 2008.

M. Pan and J. Feng, "Design of low-power 10Gbit/s 1:4 demultiplexer in 0.18μm CMOS", Journal of Southeast University (Natural Science Edition), Vol.43, No.2, pp.274-278, 2013. (in Chinese)

Y.J. Li and J. Feng, "A 3.6Gb/s 60mW 4:1 multiplexer in 0.35- μm CMOS", Proceedings of International Symposium on Signals, Systems and Electronics, Nanjing, China, pp.1-3, 2010.

C.C. Zhang, "Research on ultra high speed clock and data recovery integer circuits and demultiplexer integrated circuits", Ph.D. Thesis, Southeast University, Nanjing, China, 2009.

W. Zhang, L. Zhang, X. Zhang, et al., "An improved current mode logic latch", Chinese Journalof Electronics, Vol.22, No.1, pp.214-218, 2013.

Relative Articles

Supplements(0)

Cited By

Proportional views