Citation: | LIU Yaoping, WU Ning, ZHANG Xiaoqiang, et al., “A Compact Implementation of AES S-Box Using Evolutionary Algorithm,” Chinese Journal of Electronics, vol. 26, no. 4, pp. 688-695, 2017, doi: 10.1049/cje.2016.08.021 |
O. Song and J. Kim, “Compact design of the advanced encryption standard algorithm for IEEE 802.15.4 devices”, Journal of Electrical Engineering & Technology, Vol.6, No.3, pp.418-422, 2011.
|
L. Fu, X. Shen, L. Zhu and J. Wang, “A low-cost UHF RFID tag chip with AES cryptography engine”, Security and Communication Networks, Vol.7, No.2, pp.365-375, 2014.
|
M.M. Wong, M.L.D. Wong, A.K. Nandi and I. Hijazin, “Composite field GF(((22)2)2) Advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion”, IET Circuits, Devices & System, Vol.5, No.6, pp.471-476, 2011.
|
M.M. Wong, M.L.D. Wong, A.K. Nandi and I. Hijazin, “Construction of optimum composite field architecture for compact high-throughput AES S-boxes”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.20, No.6, pp.1151-1155, 2012.
|
S. Morioka and A. Satoh, “A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.12, No.7, pp.686-691, 2004.
|
Y. Chen, X. Zou, Z. Liu, Y. Han and Z. Zheng, “Energyefficient and security-optimized AES hardware design for ubiquitous computing”, Journal of Systems Engineering and Electronics, Vol.19, No.4, pp.652-658, 2008.
|
D. Canright, “A very compact S-Box for AES”, 7th International Workshop on CHES, Springer-Verlag, LNCS, Vol.3659, pp.441-455, 2005.
|
Zeng Chun, Wu Ning, Zhang Xiaoqiang, Zhou Fang and Ye Yunfei, “The optimization circuit design of AES S-Box based on a multiple-term common subexpression elimination algorithm”, Acta Electronica Sinica, Vol.42, No.6, pp.1238-1243, 2014. (in Chinese)
|
Z.G. Bao and T.Watanabe, “A novel genetic algorithm with cell crossover for circuit design optimization”, IEEE International Symposium on Circuits and Systems, ISCAS 2009, Taipei, Taiwan, pp.2982-2985, 2009.
|
Z.G. Bao and T. Watanabe, “A novel genetic algorithm with different structure selection for circuit design optimization”, the 14th International Symposium on Artificial Life and Robotics, Oita, Japan, pp.266-270, 2009.
|
J.F. Miller and P. Thomson, “Cartesian genetic programming”, Proceedings of the Third European Conference on Genetic Programming Published as Lecture Notes in Computer Science, Vol.1802, pp.121-132, 2000.
|
X. Zhang and K.K. Parhi, “On the optimum constructions of composite field for the AES algorithm”, IEEE Transaction on Circuits and systems-II: Express Briefs, Vol.53, No.10, pp.1153-1157, 2006.
|
Matthew Areno and Jim Plusquellic, “Securing trusted execution environments with PUF generated secret keys”, 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications TRUSTCOM, pp.1188-1193, 2012.
|
J. Zhang, Y. Lin, Y. Lyu and G. Qu, “A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing”, IEEE Transactions on Information Forensics and Security, Vol.10, No.6, pp.1137-1150, 2015.
|
J. Zhang, Y. Lin and G. Qu, “Reconfigurable binding against FPGA replay attacks”, ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol.20, No.2, pp.1-20, 2015.
|
J. Zhang, “A practical logic obfuscation technique for hardware security”, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), DOI: 10.1109/TVLSI.2015.2437996.
|