Citation: | LUO Ping, WANG Dongjun, PENG Xuanlin, “An Adaptive Voltage Scaling Buck Converter with Preset Circuit,” Chinese Journal of Electronics, vol. 28, no. 2, pp. 229-236, 2019, doi: 10.1049/cje.2019.01.007 |
G. Delagi, “Harnessing technology to advance the nextgeneration mobile user-experience”, IEEE International Solid-State Circuits Conference, San Francisco, California, USA, pp.18-24, 2010.
|
A. Krause, M. Ihmig, E. Rankin, et al., “Trading off prediction accuracy and power consumption for context-aware wearable computing”, IEEE 9th International Symposium on Wearable Computers, Osaka, Japan, pp.20-26, 2005.
|
A. Mineo, M. Palesi, G. Ascia, et al., “On-chip communication energy reduction through reliability aware adaptive voltage swing scaling”, IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, Vol.35, No.11, pp.1769-1782, 2016.
|
M. Cho, S. Kim, C. Tokunaga, et al., “Post-silicon voltageguard-band reduction in a 22nm graphics execution core using adaptive voltage scaling and dynamic power gating”, IEEE International Solid-State Circuits Conference, San Francisco, California, USA, pp.152-153, 2016.
|
D. J. Wang, P. Luo, S. W. Zhen, et al., “An adaptive voltage scaling DC-DC converter based on embedded pulse skip modulation”, Analog Integrated Circuits and Signal Processing, Vol.84, No.3, pp.445-453, 2015.
|
B.H. Calhoun, A. Wang and A. Chandrakasan, “Modeling and sizing for minimum energy operation in subthreshold circuits”, IEEE Journal of Solid-State Circuits, Vol.40, No.9, pp.1778-1786, 2005.
|
P. Luo, DJ. Wang, Y. Ming, et al., “A minimum energy point tracking converter based on constant energy pulse”, IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, Guilin, China, pp.1-3, 2014.
|
S.C. Huerta, M. Vasic, A.D. Castro, et al., “Review of DVS techniques to reduce power consumption of digital circuits”, 4th International Conference on Integrated Power Systems, Naples, Italy, pp.1-6, 2006.
|
A.B. Kahng, S. Kang, R. Kumar, et al., “Enhancing the efficiency of energy-constrained DVFS designs”, IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No,10, pp.1769-1782, 2013.
|
D. Masksimovic, S. Dhar, R. Ambatipudi, et al., “Adaptive voltage scaling power supply for use in a digital processing component and method of operating the same”, Patent, 6548991, USA, 2003.
|
S.O. Park, J.K. Lee, J.H. Park, et al., “Adaptive power management system for mobile multimedia device”, IET Communications, Vol.6, No.11, pp.1407-1415, 2012.
|
Gu-Yeon Wei and M. Horowitz, “A fully digital, energyefficient, adaptive power-supply regulator”, IEEE Journal of Solid-State Circuits, Vol.34, No.4, pp.520-528, 1999.
|
Woon Kang, Yong-Bin Kim and T. Doyle, “A high-efficiency fully digital synchronous buck converter power delivery system based on a finite-state machine”, IEEE Transactions on Very Large Scale Integration Systems, Vol.14, No.3, pp.229-240, 2006.
|
P. Luo, Z.J. Li and B. Zhang, “A novel improved PSM model in DCDC converter based on energy balance”, 37th IEEE Power Electronics Specialists Conference, Jeju, Korea, pp.1-4, 2006.
|
H.B. Li, B. Zhang, P. Luo, et al., “A miniature high-efficiency fully digital adaptive voltage scaling buck converter”, International Journal of Electronics, Vol.102, No.9, pp.1520-1534, 2015.
|
D.J. Wang, P. Luo, Y. Bo, et al., “Minimum energy point tracking based on adaptive voltage scaling circuits”, Analog Integrated Circuits and Signal Processing, Vol.92, No.2, pp.281-291, 2017.
|
J. Song, G. Yoon and C. Kim, “An Efficient Adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling”, IEEE Custom Integrated Circuits Conference, San Jose, California, USA, pp.253-256, 2006.
|
M. Barai, S. Sengupta and J. Biswas, “Digital controller for DVS-enabled DC-DC converter”, IEEE Transactions on Power Electronics, Vol.25, No.3, pp.57-573, 2010.
|
M. Elgebaly and M. Sachdev, “Variation-aware adaptive voltage scaling system”, IEEE Transactions on Very Large Scale Integration Systems, Vol.15, No.5, pp.560-571, 2007.
|
Y. Ikenaga, M. Nomura, S. Suenaga, et al., “A 27% active power reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines”, IEEE Journal of Solid-State Circuits, Vol.47, No.4, pp.832-840, 2012.
|
J.L. Nunez-Yanez, “Adaptive voltage scaling with in-situ detectors in commercial FPGAs”, IEEE Transactions on Computers, Vol.64, No.1, pp.45-53, 2015.
|