Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds

WANG Ke; FAN Chaojie; PAN Wenjie; ZHOU Jianjun

doi:10.1049/cje.2015.07.006

Volume 24 Issue 3

Turn off MathJax

Article Contents

Article Navigation > Chinese Journal of Electronics > 2015 > 24(3): 474-479

WANG Ke, FAN Chaojie, PAN Wenjie, et al., “Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds,” Chinese Journal of Electronics, vol. 24, no. 3, pp. 474-479, 2015, doi: 10.1049/cje.2015.07.006

Citation:

WANG Ke, FAN Chaojie, PAN Wenjie, et al., “Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds,” Chinese Journal of Electronics, vol. 24, no. 3, pp. 474-479, 2015, doi: 10.1049/cje.2015.07.006

Citation:

PDF( 545 KB)

Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds

doi: 10.1049/cje.2015.07.006

Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, Shanghai 200240, China

Funds: This work is supported by the Integrated Circuits Program from Shanghai Science and Technology Committee (No.11511505000).

Received Date: 2014-09-01
Rev Recd Date: 2014-12-18
Publish Date: 2015-07-10

Abstract

Abstract

A digital background calibration technique which mainly corrects nonlinear errors of residue amplifiers in pipelined analog-to-digital converters (ADCs) is presented. The proposed technique extracts the nonlinear errors by splitting sampling capacitors and inserting two extra comparators, and is highly effective as long as the input signal is busy. The method of self-tracking comparator thresholds is proposed to reduce the time of convergence with low complexity for any bit cases in a pipelined ADC. Both measurement and correction are processed in digital domain. After calibration, the behavioral simulation shows that the Signal-to-noise-and-distortion ratio (SNDR) is raised from 55.4dB to 90.2dB and the Spurious-free dynamic range (SFDR) is improved from 61.6dB to 102dB in a 16-bit prototype pipelined ADC with 0.5% capacitor mismatches and 4.5% gain compression of the residue amplifier.
- Pipelined ADC,
- Nonlinearity,
- Background calibration,
- Residue amplifier

FullText(HTML)

References(12)

References

Y.S. Shu and B.S. Song, "A 15-bit linear 20-MS/s pipelined ADC digitally calibrated with signal-dependent dithering", IEEE J. Solid-State Circuits, Vol.43, No.2, pp.342-350, 2008.

E.J. Siragusa and I. Galton, "Gain error correction technique for pipelined analog-to-digital converters", Electronics Letters, Vol.36, No.7, pp.617-618, 2000.

A. Panigada and I. Galton, "Digital background correction of harmonic distortion in pipelined ADCs", IEEE Transactions on Circuits and Systems-I, Vol.53, No.9, pp.1885-1895, 2006.

B. Murmann and B.E. Boser, "A 12-bit 75MS/s pipelined ADC using open-loop residue amplification", IEEE J. Solid-State Circuits, Vol.38, No.12, pp.2040-2050, 2003.

N. Sun, "Exploiting process variation and noise in comparators to calibrate interstage gain nonlinearity in pipelined ADCs", IEEE Transactions on Circuits and Systems-I, Vol.59, No.4, pp.685-695, 2012.

J.P. Keane, P.J. Hurst and S.H. Lewis, "Background interstage gain calibration technique for pipelined ADCs", IEEE Transactions on Circuits and Systems-I, Vol.52, No.1, pp.32-43, 2005.

A.N. Karanicolas, H.S. Lee and K.L. Bacrania, "A 15-b 1- Msample/s digitally self-calibrated pipeline ADC", IEEE J. Solid-State Circuits, Vol.28, No.12, pp.1207-1215, 1993.

H. van der Ploeg, G. Hoogzaad, H.A.H. Termeer, et al., "A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration", IEEE J. Solid-State Circuits, Vol.36, No.12, pp.1859-1867, 2001.

J. Lu and J. Holleman, "A low-power high-precision comparator with time-domain bulk-tuned offset cancellation", IEEE Transactions on Circuits and Systems-I, Vol.60, No.5, pp.1158-1167, 2013.

J. Lu and J. Holleman, "A low-power dynamic comparator with time-domain bulk-driven offset cancellation", IEEE International Symposium on Circuits and Systems, Seoul, Korea, pp.2493-2496, 2012.

Z.H. Chen, Z.G. Yu, S.R. Huang, H.C. Ji and H. Zhang, " A novel boosted charge transfer circuit for high speed charge domain pipelined ADC", Chinese Journal of Electronics, Vol.21, No.2, pp.231-235, 2012.

S.J. Liu, L. Zhou, W.S. Jiang and M.H. Zhang, "Channel mismatches correction in Time-Interleaved ADCs based on hybrid filter bank reconstruction", Chinese Journal of Electronics, Vol.23, No.1, pp.75-80, 2014.

Relative Articles

Supplements(0)

Cited By

Proportional views