SHAN Weiwei, CHEN Xin, LU Yinchao, LI Jie. A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation[J]. Chinese Journal of Electronics, 2015, 24(3): 513-517. doi: 10.1049/cje.2015.07.013
Citation: SHAN Weiwei, CHEN Xin, LU Yinchao, LI Jie. A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation[J]. Chinese Journal of Electronics, 2015, 24(3): 513-517. doi: 10.1049/cje.2015.07.013

A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation

doi: 10.1049/cje.2015.07.013
Funds:  This work was supported by Qing Lan Project and the National Natural Science Foundation of China (No.61203251,No.61204023).
  • Received Date: 2013-11-20
  • Rev Recd Date: 2014-03-19
  • Publish Date: 2015-07-10
  • Bit permutation is an important operation in many applications. A novel reconfigurable N ×N bit permutation network with a compact structure is presented. It is based on combinatorics theory by cascading two recursive N/2 × N/2 sub-networks, while each subnetwork is cascaded by two N/4×N/4 sub-networks, and so on cascaded until reaching the elementary 4 × 4 seed networks. Its routing algorithm is also established to determine each multiplexor's status. Then the circuits of different sized permutation networks in a reconfigurable cipher co-processor were designed and implemented in 0.18μm CMOS process. The proposed circuit can achieve an arbitrary n × n permutation and support all types of bit permutations in many cryptographic algorithms. Plus, it consumes less multiplexors than commonly used BENES and OMFLIP networks.
  • loading
  • Dai Hao and Shen Xiaojun, "Rearrageability of the 7-stage 16×16 shuffle exchange network", Acta Electronica Sinica, Vol.35, No.10, pp.1875-1891, 2007. (in Chinese)
    X. Yang and R.B. Lee, "Fast subword permutation instructions using omega and flip network stages," Proc. of the IEEE International Conference on Computer Design, Austin, Texas, USA, pp.15-22, 2000.
    Zhijie Jerry Shi, Bit permutation instructions: Architecture, implementation and cryptographic properties, Ph.D. dissertation, Princeton University, Princeton, NJ, USA, 2004.
    Z. Shi, X. Yang and R.B. Lee, "Arbitrary bit permutation in one or two cycles," Proc. of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, June 2003.
    Y. Qu. "Research and design on reconfigurable cipher logic", Ph.D. dissertation, Beijing Science and Process University, Beijing, China, 2003.
    John P. McGregor and Ruby B. Lee, "Architectural techniques for accelerating subword permutations with repetitions", IEEE Trans. VLSI sys, Vol.11, No.3, pp.325-335, 2003
    Dai Yi, Su Jinshu and Sun Zhiang, "A survey on high performance switch architecture", Acta Electronica Sinica, Vol.38, No.10, pp.2389-2399, 2010. (in Chinese)
    Shuo-Yen Robert Li and Xuesong Jonathan Tan, "On rearrangeability of tandem connection of Banyan-Type networks", IEEE Trans. Communications, Vol.57, No.1, pp.164-170, 2009.
    Rui Liu, "Chaos-based fingerprint images encryption using symmetric cryptography", Proc. of 9th IEEE International Conference on Fuzzy Systems and Knowledge Discovery, Sichuan, China, pp.2153-2156, 2012.
    Daesun Oh and Keshab K. Parhi, "Low-complexity switch network for reconfigurable LDPC decoders", IEEE Trans. VLSI sys, Vol.18, No.1, 2010.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (202) PDF downloads(766) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return