LI Jie, WAN Xing, WU Jianbing, SHAN Weiwei. Cache Power Optimization Based on Compare-Based Adaptive Clock Gating and Its 65nm SoC Implementation[J]. Chinese Journal of Electronics, 2017, 26(1): 128-131. DOI: 10.1049/cje.2016.06.029
Citation: LI Jie, WAN Xing, WU Jianbing, SHAN Weiwei. Cache Power Optimization Based on Compare-Based Adaptive Clock Gating and Its 65nm SoC Implementation[J]. Chinese Journal of Electronics, 2017, 26(1): 128-131. DOI: 10.1049/cje.2016.06.029

Cache Power Optimization Based on Compare-Based Adaptive Clock Gating and Its 65nm SoC Implementation

  • In most embedded microprocessor based System on chips (SoCs), cache has become a major source of power consumption due to its increasing size and high access rate. Power optimization of cache based on Compare-based adaptive clock gating (CACG) is proposed to reduce the power waste due to cache idle. By detecting the cache's working state, the CACG can automatically turn off its clock when it is in idle state, saving a large percentage of dynamic power. Measurements of a real SoC chip fabricated under TSMC 65nm CMOS process show that an average of 30.3% power reduction is gained in Dhrystone test benchmark at a cost of negligible area overhead and no virtually performance loss.
  • loading

Catalog

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return