Citation: | HE Zhiyong, ZHAO Qiang, XU Hushan, CUI Wenjuan, LUO Yuxi. An Encoder with Speed over 40Gbps for RC LDPC Codes with Rates Up to 0.96[J]. Chinese Journal of Electronics, 2016, 25(5): 921-927. doi: 10.1049/cje.2016.06.039 |
J. Ha, J. Kim, D. Klinc, et al., "Rate-compatible punctured low-density parity-check codes with short block lengths", IEEE Trans. Info. Theory, Vol.52, No.2, pp.728-738, 2006.
|
H. Park, J.W. Kang, K.S. Kim, et al., "Efficient puncturing method for rate-compatible low-density parity-check codes", IEEE Trans. Wireless Commun., Vol.6, No.11, pp.3914-3919, 2007.
|
M. El-Khamy, J. Hou and N. Bhushan, "Design of ratecompatible structured LDPC codes for hybrid ARQ applications", IEEE J. Selec. Areas in Commun., Vol.27, No.6, pp.965-973, 2009.
|
Badri N. Vellambi and Faramarz Fekri, "Finite-length ratecompatible LDPC codes:A novel puncturing scheme", IEEE Trans. Communications, Vol.57, No.2, pp.297-302, 2009.
|
J. Kim, A. Ramamoorthy and S.W. McLaughlin, "The design of efficiently-encodable rate-compatible LDPC codes", IEEE Trans. Communications, Vol.57, No.2, pp.365-375, 2009.
|
R. Asvadi and A.H. Banihashemi, "A rate-compatible puncturing scheme for finite-length LDPC codes", IEEE Commun. Lett., Vol.17, No.1, pp.147-150, 2013.
|
ZHANG Guohua and WANG Xinmei, "Construction of lowdensity parity-check codes based on frequency-hopping sequences", Chinese Journal of Electronics, Vol.18, No.1, pp.141-144, 2009.
|
T. Richardson, M.A. Shokrohalli and R. Urbanke, "Design of capacity approaching irregular low density parity check codes", IEEE Trans. Inform. Theory, Vol.47, No.2, pp.619-637, 2001.
|
Z. He, S. Roy and P. Fortier, "Capacity-approaching LDPC codes with low error floors for high-speed digital communications", the 23rd Biennial Symposium on Communications, Kingston, Canada, pp.10-13, 2006.
|
M.P.C. Fossorier, "Quasi-cyclic low-density parity-check codes from circulant permutation matrices", IEEE Trans. Inform. Theory, Vol.50, No.8, pp.1788-1793, 2004.
|
Z. He, P. Fortier and S. Roy, "A class of irregular LDPC codes with low error floor and low encoding complexity", IEEE Commun. Lett., Vol.10, No.5, pp.372-374, 2006.
|
MA Kexiang, LI Yongzhao, ZHANG Hailin, et al., "A belief propagation algorithm with set-breaking to lower error-floors of low-density parity-check codes", Chinese Journal of Electronics, Vol.22, No.3, pp.604-608, 2013.
|
G.J. Han, X.C. Liu and Y. Gong, "Layered dynamic schedulings for BP decoding of LDPC codes over GF(q)", Chinese Journal of Electronics, Vol.22, No.3, pp.609-614, 2013.
|
Z. He, S. Roy and P. Fortier, "FPGA implementation of LDPC decoders based on joint row-column decoding algorithm", IEEE International Symposium on Circuits and Systems, pp.1653-1656, 2007.
|
Z. He, S. Roy and P. Fortier, "Lowering error floor of LDPC codes using joint row-column decoding algorithm", IEEE International Conferences on Communications, pp.920-925, 2007.
|