Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC

CHEN Jiyang; LEI Yuanwu; PENG Yuanxi; HE Tingting; DENG Ziye

doi:10.1049/cje.2016.08.002

Volume 25 Issue 6

Turn off MathJax

Article Contents

Article Navigation > Chinese Journal of Electronics > 2016 > 25(6): 1063-1070

CHEN Jiyang, LEI Yuanwu, PENG Yuanxi, et al., “Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC,” Chinese Journal of Electronics, vol. 25, no. 6, pp. 1063-1070, 2016, doi: 10.1049/cje.2016.08.002

Citation:

CHEN Jiyang, LEI Yuanwu, PENG Yuanxi, et al., “Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC,” Chinese Journal of Electronics, vol. 25, no. 6, pp. 1063-1070, 2016, doi: 10.1049/cje.2016.08.002

Citation:

PDF( 602 KB)

Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC

doi: 10.1049/cje.2016.08.002

College of Computer, National University of Defense and Technology(NUDT), Changsha 410073, China

Funds: This work is supported by Aerospace Science Fund of China (No.2013ZC88003), and the National Natural Science Foundation of China (No.61402499).

Received Date: 2014-09-24
Rev Recd Date: 2015-03-17
Publish Date: 2016-11-10

Abstract

Abstract

Fast Fourier transform (FFT) accelerator and Coordinate rotation digital computer (CORDIC) algorithm play important roles in signal processing. We propose a configurable floating-point FFT accelerator based on CORDIC rotation, in which twiddle direction prediction is presented to reduce hardware cost and twiddle angles are generated in real time to save memory. To finish CORDIC rotation efficiently, a novel approach in which segmented-parallel iteration and compress iteration based on CSA are presented and redundant CORDIC is used to reduce the latency of each iteration. To prove the efficiency of our FFT accelerator, four FFT accelerators are prototyped into a FPGA chip to perform a batch-FFT. Experimental results show that our structure, which is composed of four butterfly units and finishes FFT with the size ranging from 64 to 8192 points, occupies 33230(3%) REGs and 143006(30%) LUTs. The clock frequency can reach 122MHz. The resources of double-precision FFT is only about 2.5 times of single-precision while the theoretical value is 4. What's more, only 13331 cycles are required to implement 8192-points double-precision FFT with four butterfly units in parallel.
- Fast Fourier transform (FFT),
- Coordinate rotation digital computer (CORDIC),
- FPGA,
- Floating-point

FullText(HTML)

References(26)

References

B.M. Bass, "A generalized cached-FFT algorithm", Proc. of Acoustics, Speech and Signal Processing, California, USA, pp.89-92, 2005.

Z. Wang, M. Dong and Y. Zhao, "Design and implementation of efficient FFT processor for multicarrier system", Proc. of Electrical and Computer Engineering, Saskatoon, Canada, pp.1384-1387, 2005.

C. Chen and Y. Huang, "Partial cached-FFT algorithm for OFDMA communications", IEEE Region 10 Conference, Taipei, China, pp.1-4, 2007.

M. Hasan, "A novel low power pipelined architecture for a MCCDMA receiver", Proc. of Image and Signal Processing and Analysis, Edinburgh, UK, pp.1048-1053, 2003.

Q. Zhang and N. Meng, "A Low Area Pipelined FFT Processor for OFDM-Based Systems", Proceeding of Wireless Communications, Networking and Mobile Computing, Beijing, China, pp.1-4, 2009.

C.S. Wu and A.Y. Wu, "Modified vector rotational CORDIC (MVR CORDIC) algorithm and architecture", IEEE Transaction on Circuits and Systems-II (TCAS-II): Analog and Digital Signal Processing, Vol.48, No.6, pp.548-561, 2001.

C.H. Lin and A.Y. Wu, "Mixed-scaling-rotation CORDIC (MSRCORDIC) algorithm and architecture for highperformance vector rotational DSP applications", IEEE Transaction on Circuits and SystemsI (TCAS-I), Vol.52, No.11, pp.2385-2396, 2005.

P.K. Meher, J. Valls, T. Juang, et al., "50 years of CORDIC: Algorithms, architectures and applications", IEEE Transaction on Circuits and Systems, Vol.56, No.9, pp.1893-1907, 2009.

S. Ravichandran and V. Asari, "Implementation of unidirectional CORDIC algorithm using precomputed rotation bits", The 45th Midwest Symposium on Circuits and Systems, Virginia, USA, pp.453-456, 2002.

K. Maharatna, A. Troya, S. Banerjee, et al., "Virtually scalingfree adaptive CORDIC rotator", Computers and Digital Techniques, pp.448-456, 2004.

P. Rao and I. Chakrabarti, "High-performance compensation technique for the radix-4 CORDIC algorithm", IEEE Proc. of Computers and Digital Techniques, Guwahati, Indai, pp.219-228, 2002.

E. Antelo, J. Bruguera, J. Villalba, et al., "Redundant CORDIC rotator based on parallel prediction", Proc. of Computer Arithmetic, Bath, UK, pp.172-179, 1995.

D. Timmermann and H. Hahn, "Low latency time CORDIC algorithms", IEEE Transaction of Computers, Vol.41, No.12, pp.1010-1015, 1992.

S.F. Tso, B. Juang and M.Y. Tsai, "Para-CORDIC: Parallel CORDIC rotation algorithm", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol.51, No.8, pp.1014-1024, 2004.

G.H. Xiaobo and C.B. Steven, "Expanding the range of convergence of the cordic algorithm", IEEE Transactions on Comput-ers, Vol.40, No.1, pp.12-21, 1991.

J.F. Zhang, "Research and implementation of DDFS and FFT based on improved CORDIC", Master Thesis, National University of Defense Technology, China, 2011.(in Chinese)

J.S. Walther, "A unified algorithm for elementary functions", Proc. of Spring Joint Computer Conference, New York, USA, pp.379-385, 1971.

T.Y. Wang and Q.X. Jiang, "Design and implementation of parallel FFT based on CORDIC", Computer Engineering and Applications, Vol.7, No.3, pp.51-54, 2005. (in Chinese)

Y.W. Lei and J. Zhou, "Research of the parallel CORDIC algorithm and its implementation in FPGA", Computer Engineering and Science, Vol.30, No.8, pp.75-78, 2008. (in Chinese)

K. Kalyani and D. Sellathambi, "Reconfigurable FFT using CORDIC based architecture for MIMO-OFDM receivers", Information Communication and Embedded Systems, Chennai, India, pp.670-675, 2013.

R. Bhakthavatchalu and N.A. Kareem, "Comparison of reconfigurable FFT processor implementation using CORDIC and multipliers", IEEE Transaction on Recent Advances in Intelligent Computational Systems, Trivandrum, India, pp.343-347, 2011.

G.P. Zhang and F. Chen, "Parallel FFT with CORDIC fir Ultra wide band", Personal, Indoor and Mobile Radio Communications, Singapore, pp.1173-1177, 2004.

Y.W. Lei, Y. Dou, S. Guo, et al., "FPGA accelerating quaddouble high precision floating-point applications for exa-scale computing", Proc. of the 24th ACM International Conference on Supercomputing, New York, USA, pp.325-336, 2010.

R.X. Gong, J.Q. Wei and D. Sun, "FPGA implementation of a CORDIC-based radix-4 FFT processor for real-time harmonic analyzer", 20117th International Conference on Natural Computation, Shanghai, China, pp.1832-1835, 2011.

N. Mahdavi and R. Teymourzadeh, "On-Chip implementation of high speed and high resolution pipeline radix 2 FFT algorithm", International Conference on Intelligent and Advanced Systems, Kuala Lumpur, Malaysia, pp.1286-1288, 2012.

A. Banerjee and A.S. Dhar, "FPGA realization of a CORDIC based FFT processor for biomedical signal processing", Microprocessors and Microsystems, Vol.25, No.3, pp.131-142, 2001.

Relative Articles

Supplements(0)

Cited By

Proportional views