Citation: | WANG Xiumin, GE Tingting, LI Jun, et al., “Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard,” Chinese Journal of Electronics, vol. 26, no. 2, pp. 250-255, 2017, doi: 10.1049/cje.2017.01.006 |
R.G. Gallager, "Low-density parity-check codes", IRE Trans. Inf. Theory, Vol.IT-8, No.1, pp.21-28, 1962.
|
D.J.C. MacKay and R.M. Neal, "Near Shannon limit performance of low density parity-check codes", IEEE Electron. Lett., Vol.32, pp.1645-1646, 1996.
|
IEEE Std 802.16eTM-2005 and IEEE Std 802.16TM-2004/Cor1-2005, "IEEE standard for local and metropolitan area networks part 16:Air interface for fixed and mobile broadband wireless access systems amendment 2:Physical and medium access control layers for combined fixed and mobile operation in licensed bands and corrigendum 1", 2006.
|
Yuan Ruijia, Bai Baoming and Tong Sheng, "FPGA-based design of LDPC encoder with throughput over 10 Gbps", J. Electron. Inf. Tech., Vol.33, No.12, pp.2942-2947, 2011.
|
Fei Wang, Peng Zhang and Changyin Liu, "FPGA implementation of a novel multi-rate QC-LDPC encoder for DTMB standard", Applied Mechanics and Materials, Vol.397-400, pp.2024-2027, 2013.
|
P. Zhang, C.Y. Liu and L.X. Jiang, "Efficient encoding of QC-LDPC codes based on rotate-left-accumulator circuits", Electron. Lett., Vol.49, No.13, pp.810-812, 2013.
|
Ahmed. Mahdi and Vassilis. Paliouras, "A low complexity-high throughput QC-LDPC encoder", IEEE Trans. Signal. Process., Vol.62, No.10, pp.2696-2708, 2014.
|
Huxing Zhang and Hongyang Yu, "Multi-rate QC-LDPC encoder", IEEE Circuits and Systems International Conference on Testing and Diagnosis, pp.1-4, 2009.
|
J.M.R. Vaz and J.A.B. Gerald, "A fast LDPC encoder/decoder for small/medium codes", Microelectron. J., Vol.44, No.10, pp.888-896, 2013.
|
Jeong Ki. KIM, Hyunseuk. YOO and Moon Ho. Lee, "Efficient encoding architecture for IEEE 802.16e LDPC codes", IEICE Trans. Fundamentals., Vol.E91-A, No.12, pp.3607-3611, 2008.
|
Alaa Aldin Al. Hariri, Fabrice. Monteiro, Loic. Sieler, et al., "Configurable and high-throughput architectures for quasi-cyclic low-density parity-check codes", 21st IEEE International Conference on Electronics, Circuits and Systems, pp.790-793, 2014.
|
Hemesh Yasotharan and Anthony Chan Carusone, "A flexible hardware encoder for systematic low-density parity-check codes", 52nd IEEE International Midwest Symposium on Circuits and Systems, pp.54-57, 2009.
|
Hang Yin, Weitao Du and Nanhao Zhu, "Design of improved LDPC encoder for CMMB based on SIMD architecture", 3rd International Conference on Information Science and Technology, Yangzhou, Jiangsu, pp.23-25, 2013.
|
Ming Zhao and Liang Li, "Online high-speed programmable quasi-cyclic LDPC code encoder structure", J Tsinghua Univ. (Sci & Tech), Vol.49, No.7, pp.1041-1044, 2009. (in Chinese).
|