A Novel Iterative Velocity Control Algorithm and Its FPGA Implementation Based on Trigonometric Function

WEN Quangang; LIANG Yanchun; Adriano Tavares; Ricardo Teixeira; WU Chunguo

doi:10.1049/cje.2019.01.003

Volume 28 Issue 2

Turn off MathJax

Article Contents

Article Navigation > Chinese Journal of Electronics > 2019 > 28(2): 237-245

WEN Quangang, LIANG Yanchun, Adriano Tavares, et al., “A Novel Iterative Velocity Control Algorithm and Its FPGA Implementation Based on Trigonometric Function,” Chinese Journal of Electronics, vol. 28, no. 2, pp. 237-245, 2019, doi: 10.1049/cje.2019.01.003

Citation:

WEN Quangang, LIANG Yanchun, Adriano Tavares, et al., “A Novel Iterative Velocity Control Algorithm and Its FPGA Implementation Based on Trigonometric Function,” Chinese Journal of Electronics, vol. 28, no. 2, pp. 237-245, 2019, doi: 10.1049/cje.2019.01.003

Citation:

PDF( 873 KB)

A Novel Iterative Velocity Control Algorithm and Its FPGA Implementation Based on Trigonometric Function

doi: 10.1049/cje.2019.01.003

1.
Key Laboratory of Symbol Computation and Knowledge Engineering of Ministry of Education, College of Computer Science and Technology, Jilin University, Changchun 130012, China;
2.
Zhuhai Laboratory of Key Laboratory of Symbol Computation and Knowledge Engineering of Ministry of Education, Zhuhai College of Jilin University, Zhuhai 519041, China;
3.
Department of Industrial Electronics, University of Minho, Campus de Azurm, Guimares 4800-058, Portugal;
4.
Development Research Institute of Guangzhou Smart City, Guangzhou 510000, China

Funds: This work is supported by the National Natural Science Foundation of China (No.61503150, No.61572228, No.61472158), the Zhuhai Premier Discipline Enhancement Scheme, the Guangdong Premier KeyDiscipline Enhancement Scheme, the Online Education Research Fund of MOE Research Center for Online Education, China (Qtone education, No.2017YB129), the Innovation and Education Promotion Fund of MOE Science and Technology Development Center, China (No.2018A03007), and the 2016 Guangzhou Innovation and Entrepreneurship Leader Team (No.CXLJTD-201608).

More Information

Corresponding author: WU Chunguo (corresponding author) received his Ph.D. degree in the college of computer science and technology from Jilin University, Changchun, China, in 2006. His research interests include adaptive systems, computational intelligence and machine learning. He is the author of two books, more than 50 articles cited more than 400 times according to RESEARCH ID (http://www. researcherid. com/rid/A-6901- 2008). (Email:wucg@jlu.edu.cn)
Received Date: 2018-03-28
Rev Recd Date: 2018-05-18
Publish Date: 2019-03-10

Abstract

Abstract

The servo motor's flexible acceleration/deceleration (acc/dec) control is an emerging research topic in the automation field. A velocity control algorithm based on trigonometric function is proposed in this paper. With required parameters, it transforms trigonometric calculations into elementary mathematical operations and calculates the velocity controlling values iteratively, which could avoid trigonometric calculation and reduce the computation time. Experimental results show that the proposed algorithm is suitable for implementation on field programmable gate arrays and achieves a flexible controlling, enhancing both the equipment's stability and reliability. It is promising to significantly improve the high-speed computerized numerical control equipment's controlling accuracy, without a huge hardware resource consumption.
- Acceleration,
- Velocity control,
- Algorithm design and analysis,
- Field programmable gate arrays,
- Servomotors

FullText(HTML)

References(20)

References

Chang-Wan Ha and Dongwook Lee, “Analysis of embedded pre-filters in motion profiles”, IEEE Transactions on Industrial Electronics, Vol.65, No.2, pp.1481-1489, 2017.

Duoli Zhang, Jingju Yu and Yunkun Song, “Implementation of high accuracy trigonometric function on FPGA by Taylor expansion”, International Conference on Computer Engineering, Information Science-Application Technology, Guilin, China, pp.175-179, 2016.

Burhan Khurshid and Roohie Naaz, “Technology optimised fixed-point bit-parallel multiplier for LUT-based FPGAs”, International Journal of High Performance Systems Architecture, Vol.6, No.1, pp.28-35, 2016.

Ahmet Kakacak, Aydin Emre Guzel, Ozan Cihangir, et al., “Fast multiplier generator for FPGAs with LUT based partial product generation and column/row compression”, Integration, the VLSI Journal, Vol.57, pp.147-157, 2017.

Xu Du, Jie Huang and Li-Min Zhu, “A complete S shape feed rate scheduling approach for NURBS interpolator”, Journal of Computational Design and Engineering, Vol.2, pp.206-217, 2015.

Hongbin Leng, “Adaptive prospective interpolation method for high speed machining of micro line blocks based on the cubic polynomial model”, Journal of Mechanical Engineering,Vol.45, No.6, pp.73-79, 2009.

Liangliang Yang, Shoujun Xu, Weimin Shi, et al., “Research on algorithm of S_shape acceleration and deceleration time based on Newton iterative method”, China Mechanical Engineering, Vol.26, No.7, pp.912-916, 2015. (in Chinese).

Yunsen Wang, Dongsheng Yang, Rongli Gai, et al., “Design of trigonometric velocity scheduling algorithm based on preinterpolation and look-ahead interpolation”, International Journal of Machine Tools-Manufacture, Vol.96, pp.94-105, 2015.

J J de Santiago-Perez, Roque Osornio-Rios, Ren De Jes s Romero-Troncoso, et al., “Feedrate optimization by polynomial interpolation for CNC machines based on a reconfigurable FPGA controller”, Journal of Scientific- Industrial Research, Vol.69, No.5, pp.342-349, 2010.

Dong Wang, Jean-Michel Muller, Nicolas Brisebarre, et al., “(M, p, k)-Friendly points: A table-based method to evaluate trigonometric function”, IEEE Transaction on Circuits and System-Ⅱ: Express Briefs, Vol.61, No.9, pp.711-715, 2014.

Yanwen Guo, Xiaoping Wang and Zhigang Zeng, “A Compact memristor-CMOS hybrid look-up-table design and potential application in FPGA”, IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, Vol.36, No.12, pp.2144-2148, 2017.

Joshua Yung Lih Low and Ching Chuen Jong, “A memory-efficient tables-and-additions method for accurate computation of elementary functions”, IEEE Transaction on Computers, Vol.62, No.5, pp.858-872,2013.

SHI Fang-xian, ZENG Li, CHEN Yu, et al., “Direct digital frequency synthesizer based on an improved high speed & high precision CORDIC algorithm”, Acta Electronica Sinica, Vol.45, No.2, pp.446-451, 2017. (in Chinese).

CHEN Jiyang, LEI Yuanwu, PENG Yuanxi, et al., “Configurable Floating-Point FFT accelerator on FPGA based multiple-rotation CORDIC”, Chinese Journal of Electronics, Vol.25, No.6, pp.1063-1070, 2016.

Kuan Jen Lin and Chien Chih Hou, “Implementation of trigonometric custom functions hardware on embedded processor”, 2013 IEEE 2nd Global Conference on Consumer Electronics, Las Vegas, USA, pp.155-157, 2013.

ZHANG Chao-zhu, HAN Ji-nan and YAN Hui-zhi, “Design and Implementation of CORDIC algorithm for high speed and precision fixed angle of rotation”, Acta Electronica Sinica, Vol.44, No.2, pp.485-490, 2016. (in Chinese).

LIU Xiaon-ing, XIE Yi-zhuang, CHEN He, et al., “Improvement and implementation of multi-mode architecture for CORDIC algorithm”, Acta Electronica Sinica, Vol.46, No.2, pp.495-500, 2018. (in Chinese).

ZHANG Shuiping, TIAN Xin, XIONG Chenyi, et al., “Fast Implementation for the singular value and eigenvalue decomposition based on FPGA”, Chinese Journal of Electronics, Vol.26, No.1, pp.132-136, 2017.

B. Lakshmi and A. S. Dhar, “Low latency pipelined CORDIC-like rotator architecture”, International Journal of Electronics, Vol.104, No.1, pp.64-78, 2017.

P Kumar, KC Ray and V Kumar, “Low-complexity CORDICbased VLSI design and FPGA prototype of CI-OFDMA system for next-generation”, 2016 IEEE 12th International Colloquium on Signal Processing-Its Applications, Malacca City, Malaysia, pp.22-27, 2016.

Relative Articles

Supplements(0)

Cited By

Proportional views