Citation: | SHANG Xinchao, SHAN Weiwei, XIANG Yiming, et al., “Low Overhead and Fast Reaction Adaptive Clocking System for Voltage Droop Tolerance,” Chinese Journal of Electronics, vol. 28, no. 3, pp. 503-507, 2019, doi: 10.1049/cje.2019.02.009 |
J. Li, G. Dong, Z. Wang, and X.C. Ye "Statistical interconnect crosstalk noise model and analysis for process variations", Chinese Journal of Electronics, Vol.24, No.1, pp.83-87, 2015.
|
X. Li, X. Wu and J.N. Chen, "New design method of LC VCO improving PVT tolerance of phase noise", Chinese Journal of Electronics, Vol.24, No.3, pp.550-554, 2015.
|
C. Kwanyeob and S. Mukhopadhyay, "A 3 MHz-to-1.8 GHz 94 uW-to-9.5 mW 0.0153-mm2 all-digital delay-locked loop in 65-nm CMOS", IEEE Asian Solid-State Circuits Conference (A-SSCC), KaoHsiung, Taiwan, China pp.361-364, 2014.
|
K. Wilcox, et al., "Steamroller module and adaptive clocking system in 28 nm CMOS", IEEE Journal of Solid-State Circuits, Vol.50, No.1, pp.24-34, 2015.
|
K.A. Bowman, et al., "A 16 nm all-digital auto-calibrating adaptive clock distribution for supply voltage droop tolerance across a wide operating range", IEEE Journal of Solid-State Circuits, Vol.51, No.1, pp.8-17, 2016.
|
K.A. Bowman, et al., "A 22 nm all-digital dynamically adaptive clock distribution for supply voltage droop tolerance", IEEE Journal of Solid-State Circuits, Vol.48, No.4, pp.907-916, 2013.
|
W.W. Shan and X.C. Shang, "Timing error prediction AVFS with detection window tuning for wide-operating-range ICs", IEEE Trans. on Circuits and Systems Part Ⅱ, (Early access).
|
M.S. Floyd, et al., "Adaptive clocking in the POWER9TM processor for voltage droop protection", IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, California, USA, pp.444-445, 2017.
|
W.W. Shan and L. Wan, "A Low Overhead, within-a-cycle adaptive clock stretching circuit with wide operating range in 40nm CMOS", IEEE Trans. on Circuits and Systems Part Ⅱ, (Early access).
|
W.W. Shan, L.X. Shi, and J. Yang, "In-situ timing monitor based adaptive voltage scaling system for wide-voltage-range applications", IEEE Access, Vol.5, pp.15831-15838, 2017.
|
J. Zhou, et al., "An ultra-low voltage level shifter using revised wilson current mirror for fast and energy-efficient widerange voltage conversion from sub-threshold to I/O Voltage", IEEE Trans. on Circuits and Systems Part I, Vol.62, No.3, pp.697-706, 2015.
|
A. Roy and B.H. Calhoun, "Exploring circuit robustness to power supply variation in low-voltage latch and register-based digital systems", IEEE International Symposium on Circuits and Systems (ISCAS), Antalya, Turkey, pp.273-276, 2016.
|