DING Dandan, WANG Silong, LIU Zoe, YUAN Qingshu. Real-Time H.265/HEVC Intra Encoding with a Configurable Architecture on FPGA Platform[J]. Chinese Journal of Electronics, 2019, 28(5): 1008-1017. doi: 10.1049/cje.2019.06.020
Citation: DING Dandan, WANG Silong, LIU Zoe, YUAN Qingshu. Real-Time H.265/HEVC Intra Encoding with a Configurable Architecture on FPGA Platform[J]. Chinese Journal of Electronics, 2019, 28(5): 1008-1017. doi: 10.1049/cje.2019.06.020

Real-Time H.265/HEVC Intra Encoding with a Configurable Architecture on FPGA Platform

doi: 10.1049/cje.2019.06.020
Funds:  This work is supported by the National Key Research and Development Program of China (No.2017YFB1002803), and the National Natural Science Foundation of China (No.61602145).
  • Received Date: 2017-12-26
  • Rev Recd Date: 2018-09-18
  • Publish Date: 2019-09-10
  • This paper proposes a flexible design scheme for H.265/HEVC encoding based on FPGA, which allows an easy incorporation of a variety of algorithms applied to different scenarios. In particular, we present an H.265/HEVC intra encoder as an instantiation of our proposed scheme. The key idea is to develop an encoder system by configuring basic Processing elements (PEs) of fundamental algorithms. Our intra encoder using the flexible framework is structured with fourstage CTU based pipeline. Pixel-level PEs are designed to unify the intra prediction of 35 modes and a multiscale compatible transform array is proposed to process variable size transform. 32 PEs are paralleled for intra mode decision to support 35 combinations of modes and partitions. In the reconstruction stage, 16 PEs are paralleled for intra prediction and a 16×16 multiplier array is configured for transforms of variable sizes with a constant 16 pixels/cycle throughput. Implementation results show that our proposed architecture costs about 63K Lookup tables and 62KB on-chip memories on Xilinx Kintex-7 platform with the maximum working frequency at 175MHz, which is sufficient for real-time encoding of 1920×1080@60fps video at 160MHz. The flexibility and extension capability of our framework provides a great potential for future FPGA solutions serving for different purposes.
  • loading
  • MPEG-H Part 2/ISO/IEC Standard 23008-2:2013, High Efficiency Video Coding (HEVC).
    G. Sullivan, J. Ohm, W. Han, et al., "Overview of the high efficiency video coding (HEVC) standard", IEEE Transactions on Circuits and Systems for Video Technology, Vol.22, No.12, pp.1649-1668, 2012.
    F. Bossen, B. Bross, K. Suhring, et al., "HEVC complexity and implementation analysis", IEEE Transactions on Circuits and Systems for Video Technology, Vol.22, No.12, pp.1685-1696, 2013.
    W. Xiao, B. Li, J. Xu, et al., "HEVC encoding optimization using multicore CPUs and GPUs", IEEE Transactions on Circuits and Systems for Video Technology, Vol.25, No.12, pp.1830-1843, 2015.
    J. Ma, F. Luo, S. Wang, et al., "Parallel intra coding for HEVC on CPU plus GPU platform", Visual Communications and Image Processing (VCIP), Singapore, 2015.
    S. Radicke, J. Hahn, Q. Wang, et al., "A parallel HEVC intra prediction algorithm for heterogeneous CPU+GPU platforms", IEEE Transactions on Broadcasting, Vol.62, No.1, pp.103-119, 2016.
    S. Radicke, J. Hahn, Q. Wang, et al., "Bi-predictive motion estimation for HEVC on a Graphics processing unit (GPU)", IEEE Transactions on Consumer Electronics, Vol.60, No.4, pp.728-736, 2014.
    Y. Wang, X. Guo, Y. Lu, et al., "GPU-based optimization for sample adaptive offset in HEVC", IEEE International Conference on Image Processing (ICIP), Phoenix, Arizona, USA, pp.829-833, 2016.
    F. Luo, S. Wang, N. Zhang, et al., "GPU based sample adaptive offset parameter decision and perceptual optimization for HEVC", IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, Canada, pp.2687-2690, 2016.
    J. Kufa and T. Kratochvil, "Software and hardware HEVC encoding", International Conference on Systems, Signals and Image Processing (IWSSIP), Pozna, Poland, 2017.
    J. Zhu, Z. Liu, D. Wang, Q. Han, et al., "HDTV 1080p HEVC intra encoder with source texture based CU/PU mode predecision", Proc. of 19th Asia South Pacific Design Autom. Conf. (ASP-DAC), Tokyo, Japan, pp.367-372, 2014.
    S. Tsai, C. Li, H. Chen, et al., "A 1062M pixels/s 8192×4320p high efficiency video coding(H.265) encoder Chip", Symposium on VLSI Circuits (VLSIC), Kyoto, Japan, pp.C188-C189, 2013.
    K. Miyazawa, H. Sakate, S. Sekiguchi, et al., "Real-time hardware implementation of HEVC video encoder for 1080p HD video," Picture Coding Symposium (PCS), San Jose, California, USA, pp.225-228, 2013.
    S. Atapattu, N. Liyanage, N. Menuka, et al., "Real time all intra HEVC HD encoder on FPGA", IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), London, England, pp.191-95, 2016.
    G. Pastuszak and A. Abramowski, "Algorithm and architecture design of the H.265/HEVC intra encoder", IEEE Transactions on Circuits and Systems for Video Technology, Vol.26, No.1, pp.210-222, 2016.
    P. Helle, S. Oudin, B. Bross, et al., "Block merging for quadtree-based partitioning in HEVC", IEEE Transactions on Circuits and Systems for Video Technology, Vol.22, No.12, pp.1720-1731, 2012.
    B. Lee and M. Kim, "A CU-Level rate and distortion estimation scheme for RDO of hardware-friendly HEVC encoders using low-complexity integer DCTs", IEEE Transactions on Image Processing, Vol.25, No.8, pp.3787-3800, 2016.
    T. Ye, D. Zhang, F. Dai, et al., "Fast mode decision algorithm for intra prediction in HEVC", ACM International Conference on Internet Multimedia Computing and Service, Huangshan, China, pp.300-304, 2013.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (204) PDF downloads(169) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return