A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout

TONG Xingyuan; WANG Chaofeng

doi:10.1049/cje.2019.10.002

Volume 29 Issue 1

Turn off MathJax

Article Contents

Article Navigation > Chinese Journal of Electronics > 2020 > 29(1): 73-81

TONG Xingyuan and WANG Chaofeng, “A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout,” Chinese Journal of Electronics, vol. 29, no. 1, pp. 73-81, 2020, doi: 10.1049/cje.2019.10.002

Citation:

TONG Xingyuan and WANG Chaofeng, “A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout,” Chinese Journal of Electronics, vol. 29, no. 1, pp. 73-81, 2020, doi: 10.1049/cje.2019.10.002

Citation:

PDF( 3603 KB)

A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout

doi: 10.1049/cje.2019.10.002

School of Electronics Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China

Funds: This work is supported by the National Natural Science Foundation of China (No.61674122) and the Innovative Talent Promotion Program of Shaanxi in China (No.2017KJXX-46).

Received Date: 2018-11-21
Rev Recd Date: 2019-05-18
Publish Date: 2020-01-10

Abstract

Abstract

According to the segmented current steering Digital-to-analog converter (DAC), the influence of current mismatch and output impedance of the current array on the linearity of DAC is discussed by theoretical analysis and derivation. An optimized layout plan for the current source array randomizes all these unit current sources corresponding to each thermometer code, which can significantly reduce the fist-order and second-order systematic mismatch errors in the current source array, and improve the linearity performance of DAC. With the segmented structure of 6 bit thermometer code and 4 bit binary code, a 10-bit DAC is realized in a 0.18-μm CMOS by using the above layout plan. The active area of this DAC is 620μm×340μm. Operated at 1V digital supply and 1.8V analog supply, with 500 MS/s sampling rate, the measured power consumption of this DAC is 14.3mW. The measurement results show that the Differential nonlinearity (DNL) and the Integral nonlinearity (INL) of the DAC with this random layout scheme are 0.71 LSB and 1.02 LSB. With 500 MS/s sampling rate and 1.465MHz input frequency, the Spurious free dynamic range (SFDR) and the Effective number of bits (ENOB) are 65.6dB and 9.2 bit, respectively.
- Digital-to-analog converter,
- Segmented current steering,
- Random layout,
- Nonlinearity

FullText(HTML)

References(20)

References

C.C. Zhang, Z.Z. Li, C.Q. Lv and J. Zhao, "A 10-bit 100MS/s CMOS current-steering DAC", IEEE International Conference on Ubiquitous Wireless Broadband, Nanjing, China, pp.1-4, 2016.

S. Khandagale and S. Sarkar, "A 6-Bit 500 MSPS segmented current steering DAC with on-chip high precision current reference", IEEE International Conference on computing, Communication and Automation (ICCCA), Noida, India, pp.982-986, 2016.

J.N.Liu, X.Q.Li, Q Wei and H.Z.Yang, "A 14-bit 1.0-GS/s dynamic element matching DAC with > 80 dB SFDR up to the Nyquist", IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal, pp.1026-1029, 2015.

S.Huang, X.Li and X.X.Li, "A 14b 1GS/s DAC with SFDR>80 dBc across the whole Nyquist band by mixed total 3-dimesional sort-and-combine and dynamic element matching", IEEE International Conference on ASIC (ASICON), Chengdu, China, pp.1-4, 2015.

M.L. Liu, Z.M. Zhu and Y.T. Yang, "A high-SFDR 14-bit 500 MS/s current-steering D/A converter in 0.18 um CMOS", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.23, No.12, pp.3148-3152, 2015.

W. MAO, Y.F. Li, C.H. Heng and Y. Lian, "High dynamic performance current-steering DAC design with nested-segment structure", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.26, No.5, pp.995-999, 2018.

S.M. Mcdonnell, V.J. Patel, L. Duncan and B. Dupaix, "Compensation and calibration techniques for current-steering DACs", IEEE Circuits and Systems Magazine, Vol.17, No.2, pp.4-26, 2017.

J.H. Tsai, Y.J. Chen, Y.F. Lai, M.H. Shen and P.C. Huang, "A 14-bit 200MS/s current-steering DAC achieving over 82dB SFDR with digitally-assisted calibration and dynamic matching techniques", Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, Hsinchu, China, pp.1-4, 2012.

C. Su and R.L. Geiger, "Dynamic calibration of current-steering DAC", IEEE International Symposium on Circuits and Systems, Island of Kos, Greece, pp.117-120, 2006.

M. Song, "Design of a small-area current steering CMOS D/A converter based on a novel layout technique", 20077th International Conference on ASIC, Guilin, China, pp.273-276, 2007.

D.H. Lee, Y.H. Lin and T.H. Kuo, "Nyquist-rate current -steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme", IEEE Transactions on Circuits and Systems II:Express Briefs, Vol.53, No.11, pp.1264-1268, 2006.

N. Pal, P. Nandi, R. Biswas and A.G. Katakwar, "Placementbased nonlinearity reduction technique for differential currentsteering DAC", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.24, No.1, pp.233-242, 2016.

T.C. Yu, S.Y. Fang, C.C. Chen, Y.L. Sun and P. Chen, "Device array layout synthesis with nonlinear gradient compensation for a high-accuracy current-steering DAC", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.37, No.4, pp.717-728, 2018.

J.A. Starzyk, R.P. Mohn and L. Jing, "A cost-effective approach to the design and layout of a 14-b current-steering DAC macrocell", IEEE Transactions on Circuits and Systems I:Regular Papers, Vol.51, No.1, pp.196-200, 2004.

S.P. Zhong and N. Tan, "A 12-bit 150-MSample/s current -steering DAC", APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems, Macao, China, pp.145-148, 2008.

J. Bastos, A.M. Marques, M.S.J.Steyaert and W.Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol.33, No.12, pp.1959-1969, 1998.

Q.J. Huang and F.Q. Yu, "A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage", IEICE Electronics Express, Vol.15, No.11, pp.1-10, 2018.

Q.J. Huang and F.Q. Yu, "Prediction of the nonlinearity by segmentation and matching precision of a hybrid R-I digitalto-analog converter", Electronics, Vol.7, No.6, pp.1-20, 2018.

F.T. Chou and C.C. Hung, "Glitch energy reduction and SFDR enhancement techniques for low-power binaryweighted current-steering DAC", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.24, No.6, pp.2407-2411, 2016.

F.T. Chou, C.M. Chen and C.C. Hung, "A low-glitch binaryweighted DAC with delay compensation scheme", Analog Integr Circ Sig Process, Vol.79, No.2, pp.277-289, 2014.

Relative Articles

Supplements(0)

Cited By

Proportional views