Citation: | Xiaojuan LIAN, Chuanyang SUN, Zeheng TAO, et al., “Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit,” Chinese Journal of Electronics, vol. 33, no. 5, pp. 1137–1146, 2024 doi: 10.23919/cje.2023.00.091 |
[1] |
A. Nasrudin, A. F. Adzmi, and W. F. Hanim, “Nanoelectronics implementation of full adder with memristors,” in IEEE International Conference on Control System, Computing and Engineering, Penang, Malaysia, pp. 313–316, 2011.
|
[2] |
N. Z. Haron and S. Hamdioui, “Why is CMOS scaling coming to an END?” in 2008 3rd International Design and Test Workshop, Monastir, Tunisia, pp. 98–103, 2008.
|
[3] |
A. A. Chien and V. Karamcheti, “Moore’s law: The first ending and a new beginning,” Computer, vol. 46, no. 12, pp. 48–53, 2013. doi: 10.1109/MC.2013.431
|
[4] |
E. Ben-Sasson, A. Chiesa, E. Tromer, et al., “Succinct non-interactive zero knowledge for a von Neumann architecture,” in Proceedings of the 23rd USENIX Conference on Security Symposium, San Diego, CA, USA, pp. 781–796, 2014.
|
[5] |
L. Dai, H. Guo, Q. P. Lin, et al., “An in-memory-computing design of multiplier based on multilevel-cell of resistance switching random access memory,” Chinese Journal of Electronics, vol. 27, no. 6, pp. 1151–1157, 2018. doi: 10.1049/cje.2018.08.006
|
[6] |
M. S. Abdelouahab, R. Lozi, and L. Chua, “Memfractance: A mathematical paradigm for circuit elements with memory,” International Journal of Bifurcation and Chaos, vol. 24, no. 9, article no. 1430023, 2014. doi: 10.1142/S0218127414300237
|
[7] |
D. B. Strukov, G. S. Snider, D. R. Stewart, et al., “The missing memristor found,” Nature, vol. 453, no. 7191, pp. 80–83, 2008. doi: 10.1038/nature06932
|
[8] |
R. W. Hartenstein, A. G. Hirschbiel, and M. Weber, “Xputers: An open family of non-von neumann architectures,” in Architektur Von Rechensystemen, Tagungsband, 11. ITG/GI-Fachtagung, Berlin, Germany, pp. 45–48, 1990.
|
[9] |
J. Borghetti, G. S. Snider, P. J. Kuekes, et al., “‘Memristive’ switches enable ‘stateful’ logic operations via material implication,” Nature, vol. 464, no. 7290, pp. 873–876, 2010. doi: 10.1038/nature08940
|
[10] |
J. G. Hu, D. M. Wang, and J. Wu, “A 2 kbits low power EEPROM for passive RFID tag IC,” Chinese Journal of Electronics, vol. 31, no. 1, pp. 18–24, 2022. doi: 10.1049/cje.2021.00.044
|
[11] |
C. Li, D. Belkin, Y. N. Li, et al., “In-memory computing with memristor arrays,” in 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan, pp. 1–4, 2018.
|
[12] |
I. Vourkas and G. C. Sirakoulis, “Emerging memristor-based logic circuit design approaches: A review,” IEEE Circuits and Systems Magazine, vol. 16, no. 3, pp. 15–30, 2016. doi: 10.1109/MCAS.2016.2583673
|
[13] |
M. H. Zou, J. L. Zhou, J. Sun, et al., “Improving efficiency and lifetime of logic-in-memory by combining IMPLY and MAGIC families,” Journal of Systems Architecture, vol. 119, article no. 102232, 2021. doi: 10.1016/j.sysarc.2021.102232
|
[14] |
H. C. Long, J. T. Diao, X. Zhu, et al., “Logic implementation based on double memristors,” in 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, pp. 1–5, 2021.
|
[15] |
A. Chakraborty, P. S. Gupta, R. Singh, et al., “BDD-based synthesis approach for in-memory logic realization utilizing Memristor Aided loGIC (MAGIC),” Integration, vol. 81, pp. 254–267, 2021. doi: 10.1016/j.vlsi.2021.08.002
|
[16] |
A. Chakraborty, V. Saurabh, P. S. Gupta, et al., “In-memory designing of Delay and Toggle flip-flops utilizing Memristor Aided loGIC (MAGIC),” Integration, vol. 66, pp. 24–34, 2019. doi: 10.1016/j.vlsi.2018.12.005
|
[17] |
L. Guckert and E. E. Swartzlander, “MAD gates—Memristor logic design using driver circuitry,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 2, pp. 171–175, 2017. doi: 10.1109/TCSII.2016.2551554
|
[18] |
S. Kvatinsky, N. Wald, G. Satat, et al., “MRL—memristor ratioed logic,” in 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications, Turin, Italy, pp. 1–6, 2012.
|
[19] |
A. S. Emara, A. H. Madian, H. H. Amer, et al., “Testing of memristor ratioed logic (MRL) XOR gate,” in 2016 28th International Conference on Microelectronics (ICM), Giza, Egypt, pp. 181–184, 2016.
|
[20] |
Y. Q. Cui, W. W. Shan, W. T. Dai, et al., “An improved path delay variability model via multi-level fan-out-of-4 metric for wide-voltage-range digital CMOS circuits,” Chinese Journal of Electronics, vol. 32, no. 2, pp. 375–388, 2023. doi: 10.23919/cje.2021.00.447
|
[21] |
S. Kvatinsky, G. Satat, N. Wald, et al., “Memristor-based material implication (IMPLY) logic: Design principles and methodologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 10, pp. 2054–2066, 2014. doi: 10.1109/TVLSI.2013.2282132
|
[22] |
J. W. Sun, L. H. Zhao, S. P, Wen, et al., “Memristor-based neural network circuit of emotional habituation with contextual dependency,” IEEE Internet of Things Journal, vol. 10, no. 19, pp. 17382–17391, 2023. doi: 10.1109/JIOT.2023.3274116
|
[23] |
J. W. Sun, Y. Y, Wang, P. Liu, et al., “Memristor-based neural network circuit with multimode generalization and differentiation on pavlov associative memory,” IEEE Transactions on Cybernetics, vol. 53, no. 5, pp. 3351–3362, 2023. doi: 10.1109/TCYB.2022.3200751
|
[24] |
J. W. Sun, Y. Y. Wang, P. Liu, et al., “Memristor-based circuit design of PAD emotional space and its application in mood congruity,” IEEE Internet of Things Journal, vol. 10, no. 18, pp. 16332–16342, 2023. doi: 10.1109/JIOT.2023.3267778
|
[25] |
R. S. Williams, “How we found the missing memristor,” IEEE Spectrum, vol. 45, no. 12, pp. 28–35, 2008. doi: 10.1109/MSPEC.2008.4687366
|
[26] |
A. A. Garcia and L. O. Reyes, “Analysis and parameter extraction of memristive structures based on Strukov’s non-linear model,” Journal of Semiconductors, vol. 39, no. 12, article no. 124009, 2018. doi: 10.1088/1674-4926/39/12/124009
|
[27] |
J. Mathew, R. S. Chakraborty, D. P. Sahoo, et al., “A novel memristor based physically unclonable function,” Integration, the VLSI Journal, vol. 51, pp. 37–45, 2015. doi: 10.1016/j.vlsi.2015.05.005
|
[28] |
M. Khalid, S. Mukhtar, M. J. Siddique, et al., “Memristor based full adder circuit for better performance,” Transactions on Electrical and Electronic Materials, vol. 20, no. 5, pp. 403–410, 2019. doi: 10.1007/s42341-019-00135-5
|
[29] |
X. Y. Xu, X. L. Cui, M. Y. Luo, et al., “Design of hybrid memristor-MOS XOR and XNOR logic gates,” in 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC), Hsinchu, China, pp. 1–2, 2017.
|
[30] |
A. Singh, “Memristor based XNOR for high speed area efficient 1-bit full adder,” in 2017 International Conference on Computing, Communication and Automation (ICCCA), Greater Noida, India, pp. 1549–1553, 2017.
|
[31] |
Y. Wu, H. Li, and Z. P. Zhang, “First demonstration of RRAM patterned by block copolymer self-assembly,” in 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, pp. 20.8. 1–20.8. 4, 2013.
|
[32] |
S. S. Dawley and P. A. Gajbhiye, “Design and comparative analysis of binary and quaternary logic circuits,” in 2016 World Conference on Futuristic Trends in Research and Innovation for Social Welfare (Startup Conclave), Coimbatore, India, pp. 1–6, 2016.
|
[33] |
C. H. Huang and J. S. Wang, “High-performance and power-efficient CMOS comparators,” IEEE Journal of Solid-State Circuits, vol. 38, no. 2, pp. 254–262, 2003. doi: 10.1109/JSSC.2002.807409
|
[34] |
A. A. Khatibzadeh and K. Raahemifar, “A study and comparison of full adder cells based on the standard static CMOS logic,” in Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No. 04CH37513), Niagara Falls, ON, Canada, pp. 2139–2142, 2004.
|
[35] |
G. Z. Liu, S. H. Shen, P. P. Jin, et al., “Design of memristor-based combinational logic circuits,” Circuits, Systems, and Signal Processing, vol. 40, no. 12, pp. 5825–5846, 2021. doi: 10.1007/s00034-021-01770-1
|
[36] |
X. P. Wang, R. Yang, Q. Chen, et al., “An improved memristor-CMOS XOR logic gate and a novel full adder,” in 2017 Ninth International Conference on Advanced Computational Intelligence (ICACI), Doha, Qatar, pp. 7–11, 2017.
|
[37] |
S. H. Amer, A. H. Madian, and A. S. Emara, “Design and analysis of memristor-based min-max circuit,” in 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Cairo, Egypt, pp. 187–190, 2015.
|
[38] |
S. Mandal, J. Sinha, and A. Chakraborty, “Design of memristor–CMOS based logic gates and logic circuits,” in 2019 2nd International Conference on Innovations in Electronics, Signal Processing and Communication (IESC), Shillong, India, pp. 215–220, 2019.
|
[39] |
S. Panda, A. Banerjee, B. Maji, et al., “Power and delay comparison in between different types of full adder circuits,” International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol. 1, no. 3, pp. 168–172, 2012.
|
[40] |
A. Singh, “Design and analysis of memristor-based combinational circuits,” IETE Journal of Research, vol. 66, no. 2, pp. 182–191, 2020. doi: 10.1080/03772063.2018.1486741
|