HONG Qi, CAO Wei, TONG Jiarong. A Dynamically Reconfigurable VLSI Architecture for H.264 Integer Transforms[J]. Chinese Journal of Electronics, 2012, 21(3): 510-514.
Citation: HONG Qi, CAO Wei, TONG Jiarong. A Dynamically Reconfigurable VLSI Architecture for H.264 Integer Transforms[J]. Chinese Journal of Electronics, 2012, 21(3): 510-514.

A Dynamically Reconfigurable VLSI Architecture for H.264 Integer Transforms

  • Received Date: 2011-05-01
  • Rev Recd Date: 2012-04-01
  • Publish Date: 2012-07-25
  • The 4 × 4 integer transforms have been adopted in the MPEG-4 AVC /H.264 standard. In this paper, two novel signal flow graphs of the 4 × 4 forward and inverse transforms for H.264 are deduced. A new dynamically reconfigurable architecture without transpose memory for the integer transforms is proposed on the basis of the new SFGs. In comparison with the existing designs, the number of computing elements can be cut down through dynamically reconfiguration in our design. Our design is implemented with 0.18μm CMOS technology. Under a clock frequency of 200 MHz, this architecture allows the real-time processing of 4096×2048 at 30 fps with the area cost of 5140 gates and the power dissipation of 15.64mW.
  • loading
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (418) PDF downloads(1168) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return