CHEN Wei, WANG Zhiying, ZHENG Zhong, XIAO Nong, SHEN Li, LU Hongyi. TransARM: An Efficient Instruction Set Architecture Emulator[J]. Chinese Journal of Electronics, 2011, 20(1): 6-10.
Citation: CHEN Wei, WANG Zhiying, ZHENG Zhong, XIAO Nong, SHEN Li, LU Hongyi. TransARM: An Efficient Instruction Set Architecture Emulator[J]. Chinese Journal of Electronics, 2011, 20(1): 6-10.

TransARM: An Efficient Instruction Set Architecture Emulator

  • Received Date: 2010-01-01
  • Rev Recd Date: 2010-03-01
  • Publish Date: 2011-01-05
  • Instruction set architecture (ISA) emulation is the key to implement a virtual machine across different ISAs. This paper presents the design and implementation of TransARM, an efficient ISA emulator supporting IA-32 applications on ARM-based systems. TransARM adopts interpretation and binary translation as its basis. Interpretation is performed at the initial stage of emulation. Translation is performed only on the hot spots. Lazy flag updating and Pcache-based hybrid threaded interpretation is used to improve the interpretation performance while superblock chaining is used to accelerate binary translation. Several implementation issues which are crucial in the design of an ISA emulator are discussed, such as the executable and linking format resolution, architecture mapping and system call emulation. Benchmarks selected from MiBench are emulated by TransARM on two real ARM-based systems. Experimental results demonstrate the correctness of TransARM in terms of ISA emulation and indicate that TransARM is competitive to other ISA emulators.
  • loading
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (625) PDF downloads(830) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return