ZHANG Bowei, GU Guochang, SUN Lin, WU Yanxia. Floating-Point FPGA Gaussian Elimination in Reconfigurable Computing System[J]. Chinese Journal of Electronics, 2011, 20(1): 51-54.
Citation: ZHANG Bowei, GU Guochang, SUN Lin, WU Yanxia. Floating-Point FPGA Gaussian Elimination in Reconfigurable Computing System[J]. Chinese Journal of Electronics, 2011, 20(1): 51-54.

Floating-Point FPGA Gaussian Elimination in Reconfigurable Computing System

  • Received Date: 2010-01-01
  • Rev Recd Date: 2010-06-01
  • Publish Date: 2011-01-05
  • This paper presents a hardware-optimized variant of the well-known Gaussian elimination and its IEEE-754 single-precision FPGA implementation with highly efficient design, which is worked as an Application function unit (AFU) in a loosely-coupled reconfigurable computing prototype system. In this design, pipelined floating-point operators are employed supported by opensource FPLibrary. The design is mainly composed of uniformly distributed entries, yielding a standalone worst case runtime of O(n2) opposed to O(n3) of the software replication. The results indicate that 15 times-speedup is achieved comparing to the software run by a 2.6GHz Pentium4 CPU with 1GB main memory. To evaluate the hardware, a simple model of reconfigurable system has also been proposed using a Xilinx ML555 board which connects and communicates with a desktop computer via the PCIe port. DMA access method is used for data block transport between host and AFU. To the best of authors’ knowledge, there is no efficient floating-point FPGA for solving Linear systems of equations (LSEs) in the previous work.
  • loading
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (686) PDF downloads(1115) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return