CAI Zhikuang, YANG Jun, SHI Longxing. A Nonlinear Dynamic Bandwidth Control Algorithm for Digitally Controlled Phase-Locked Loop[J]. Chinese Journal of Electronics, 2012, 21(2): 384-388.
Citation: CAI Zhikuang, YANG Jun, SHI Longxing. A Nonlinear Dynamic Bandwidth Control Algorithm for Digitally Controlled Phase-Locked Loop[J]. Chinese Journal of Electronics, 2012, 21(2): 384-388.

A Nonlinear Dynamic Bandwidth Control Algorithm for Digitally Controlled Phase-Locked Loop

  • Received Date: 2011-07-01
  • Rev Recd Date: 2011-12-01
  • Publish Date: 2012-04-25
  • This paper presents a nonlinear dynamic bandwidth control algorithmfor Digitally controlled phaselocked loop (DCPLL). Because of nonlinear relationship between sensed phase error and feedback clock frequency, there are many erroneous bandwidth adjustment in the PLL with traditional dynamic bandwidth control algorithm. The proposed algorithm adjusts the DCPLL bandwidth when small phase error has been sensed several times by the phase detector, thus it avoids unnecessary bandwidth adjustment. To verify the feasibility of the proposed algorithm, we develop a behavioral model in Matlab. Simulation results show that the DCPLL locking time using the proposed algorithm is reduced to 28.6% to 85.7% compared with the DCPLL employing the traditional algorithm. Finally, a DCPLL is implemented by CSM 0.18μm 1P6M CMOS. The measured results show that the DCPLL without the proposed algorithm will spend extra 2.5μs when locking to 550MHz.
  • loading
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (421) PDF downloads(861) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return