LUO Xiaohua, DING Yong, CHEN Lisheng, ZHU Jiaojiao, YAN Xiaolang. Defect Density Extraction of Gate Oxide Shorts Incorporating Defect Clustering with Pseudo Transistor Arrays[J]. Chinese Journal of Electronics, 2013, 22(1): 36-40.
Citation: LUO Xiaohua, DING Yong, CHEN Lisheng, ZHU Jiaojiao, YAN Xiaolang. Defect Density Extraction of Gate Oxide Shorts Incorporating Defect Clustering with Pseudo Transistor Arrays[J]. Chinese Journal of Electronics, 2013, 22(1): 36-40.

Defect Density Extraction of Gate Oxide Shorts Incorporating Defect Clustering with Pseudo Transistor Arrays

  • Received Date: 2011-08-01
  • Rev Recd Date: 2012-05-01
  • Publish Date: 2013-01-05
  • The performance of gate oxide is a critical factor which influences yield and reliability. Gate oxide short (GOS) has become a dominant failure of CMOS integrated circuits. Thus defect density of GOS is a key parameter for yield prediction of nanometer process. In this paper, a new approach for the defect density extraction of GOS incorporating defect clustering, as well as pseudo transistor arrays as test vehicles to collect mass of testing data are proposed. Experimental results show that it is in a good agreement with inline e-test data when the extracted defect density of GOS is used to predict yield.
  • loading
  • K. Roy, S. Mukhopadhyay, Mahmoodi-Meimand, H., “Leakagecurrent mechanisms and leakage reduction techniques indeep-submicrometer CMOS circuits”, Proceedings of the IEEE,Vol.91, No.2, pp.305-327, 2003.
    Abu Khari bin A’Ain, Kian Sin Sim, Cheow Kwee Siong, “Theeffects of gate oxide short in 6-transistors SRAM cell”, ProceedingsICSE 2004-2004 IEEE International Conference on SemiconductorElectronics, pp.122-126, 2004.
    J.M. Galliere, F. Azais, M. Renovell, L. Dilillo, “Influence ofgate oxide short defects on the stability of minimal sized SRAMcore-cell by applying non-split models”, 4th International Conferenceon Design and Technology of Integrated Systems inNanoscal Era, pp.225-229, 2009.
    Zhao Tianxu, DUAN Xuchao, Hao Yue, Ma Peijun, “A newestimation model of IC interconnect lifetime based on uniformdefect distribution model”, Chinese Journal of Electronics,Vo1.13, No.4, Oct. 2004.
    Ooi, M.P.L. Sim, E.K.J. Ye Chow Kuang, L. Kleeman, C. Chan,S. Demidenko, “Automatic defect cluster extraction for semiconductorwafers”, IEEE Instrumentation and MeasurementTechnology Conference, pp.1024-1029, 2010.
    S. Chehade, A. Chehab, A. Kayssi, “Modeling of gate oxideshort defects in MOSFETS”, 4th International Design and TestWorkshop, pp.1-4, 2009.
    M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand, “Modelinggate oxide short defects in CMOS minimum transistors”, Proc.of the Seventh IEEE European Test Workshop, pp.15-20, 2002.
    M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand, “Booleanand current detection of MOS transistor with gate oxide short”,IEEE International Test Conference, pp.1039-1048, 2001.
    A. Yassine, K. Wieczorek, K. Olasupo, V. Heinig, “A novelelectrical test to differentiate gate-to-source/drain silicide shortfrom gate oxide short”, IEEE International Integrated ReliabilityWorkshop Final Report, pp.90-94, 2000.
    C.H. Stapper, F.M. Armstrong, K. Saji, “Integrated circuityield statistics”, Proceedings of the IEEE, Vol.71, No.4, pp.453-470, 1983.
    C.H. Stapper, P.P. Castrucci, R.A. Maeder, W.E. Rowe, R.A.Verhelst, “Evolution and accomplishments of VLSI yield managementat IBM”, IBM Journal of Research and Development,Vol.26, No.5, pp.532-545, 1982.
    B.T. Murphy, “Cost-size optima of monolithic integrated circuits”,Proceedings of the IEEE, Vol.52, No.12, pp.1537-1545,1964.
    C.H. Stapper, “On Murphy’s yield integral IC manufacture”,IEEE Transactions on Semiconductor Manufacturing, Vol.4,No.4, pp.294-297, 1991.
    S. Nadarajah, “A continuous Murphy’s integral”, IEEETransactions on Semiconductor Manufacturing, Vol.22, No.3,pp.338-343, 2009.
    J.B. Khare, W. Maly, M.E. Thomas, “Extraction of defect sizedistributions in an IC layer using test structure data”, IEEETransactions on Semiconductor Manufacturing, Vol.7, No.3,pp.354-368, 1994.
    R.B. Seeds, “Yield, economic, and logistic models for complexdigital arrays”, in 1967 IEEE Int. Conv. Rec., Part 6, p.60,1967.
    A. Chehab, A. Kayssi, A. Ghandour, “Transient current testingof gate-oxide shorts in CMOS”, 2nd International Design andTest Workshop, pp.77-81, 2007.
    M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand, “Delay testingof MOS transistor with gate oxide short”, 12th Asian TestSymposium, pp.168-173, 2003.
    O. Aubel, M. Kiene, W. Yao, “New approach of 90nm low-kinterconnect evaluation using a Voltage ramp dielectric breakdown(VRDB) test”, 43rd Annual Proceedings of IEEE InternationalReliability Physics Symposium, pp.483-489, 2005.
    J.Y. Hwang, W. Kuo, C. Ha, “Modeling of integrated circuityield using a spatial nonhomogeneous Poisson process”, IEEETransactions on Semiconductor Manufacturing, Vol.24, No.3,pp.377-384, 2011.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (365) PDF downloads(1954) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return