An Improved Current Mode Logic Latch

ZHANG Wei; ZHANG Liang; ZHANG Xu; MA Xuepo; LIU Yanyan

Article Contents

Article Navigation > Chinese Journal of Electronics > 2013 > 22(1): 214-218

ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.

Citation:

ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.

ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.

Citation:

ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.

PDF( 329 KB)

An Improved Current Mode Logic Latch

1.
School of Electronic Information Engineering, Tianjin University, Tianjin 300072, China;
2.
College of Information Technical Science, Nankai University, Tianjin 300071, China

Funds: This work is supported by the National Science and Technology Major Project of the Ministry of Science and Technology of China (No.2012ZX03004008) and the Fundamental Research Funds for the Central Universities.

Received Date: 2011-08-01
Rev Recd Date: 2012-05-01
Publish Date: 2013-01-05

Abstract

Abstract

In order to reduce power consumption and additional chip area, an improved Current mode logic (CML) latch, which can work at a lower power supply without the level shifter, is presented. To compensate the speed loss caused by large voltage swing, a cross coupled pair is added to the load of the latch. A simplified model which divides operating situation into different phases is built to illustrate the operating principle of the structure and optimize the speed of the circuit. Further analysis also indicates that the latch can work at a much lower voltage supply. The proposed divider has been used in a frequency synthesizer. Measurements were made to support above features. It has been proved that the structure in this work has more advantages than the conventional ones.
- Current mode logic (CML),
- Low power supply,
- High speed divider

FullText(HTML)

References(15)

References

D.X. Yang, H.R. Wang and D.J. Zeng et al., “A 24GHz lowphase noise voltage-controleed oscillator with wide tuning-rangeand low power”, Chinese Journal of Electronics, Vol.21, No.1,pp.17-21, 2012.

B.Y. Chi, B.X. Shi and Z.H. Wang, “CMOS implementationof RF PLL frequency synthesizer”, Acta Electronica Sinica,Vol.32, No.11, pp.1761-1765, 2004. (in Chinese)

H. Hassan, M. Anis and M. Elmasry, “MOS current mode circuits:analysis, design, and variability”, IEEE Transactionson Very Large Scale Integration (VLSI) Systems, Vol.13, No.8,pp.885-898, 2005.

L. Tian, H.B. Zhu, W. Hong, “Research on ultra-wideband RFreceiver”, Acta Electronica Sinica, Vol.35, No.10, pp.1838-1842,2007. (in Chinese)

M. Alioto, R. Mita and G. Palumbo, “Design of high-speedpower-efficient MOS current-mode logic frequency dividers”,IEEE Transactions on Circuits and Systems, Vol.53, No.11,pp.1165-1169, 2006.

Y.T. Chen, M.W. Li, T.H. Huang and H.R. Chuang, “A V-BandCMOS direct injection-locked frequency divider using forwardbody bias technology”, IEEE Microwave and Wireless ComponentsLetters, Vol.20, No.7, pp.396-398, 2010.

A. Mirzaei, M.E. Heidari, R. Bagheri et al., “A Multi-Phaseinjection widens lock range of ring-oscillator-based frequencydividers”, IEEE Journal of Solid-State Circuits, Vol.43, No.3,pp.656-671, 2008.

B. Razavi, “A study of injection locking and pulling in oscillators”,Solid-State Circuits, Vol.39, No.9, pp.1415-1424, 2004.

P. Heydari, R. Mohanavelu, “Design of ultrahigh-speed lowvoltageCMOS CML buffers and latches”, IEEE Transactionson Very Large Scale Integration (VLSI) Systems, Vol.12, No.10,pp.1081-1093, 2004.

C. Kromer, G.V. Büen, G. Sialm et al., “A 40-GHz staticfrequency divider with quadrature outputs in 80-nm CMOS”,IEEE Microw. Wirel. Co., Vol.16, No.10, pp.564-566, 2006.

P. Heydari and R. Mohanavelu, “A 40-GHz flip-flop-based frequencydivider”, IEEE Transactions on Circuits and Systems,Vol.53, No.16, pp.1358-1362, 2006.

R. Nonis, E. Palumbo, P. Palestri and L. Selmi, “A designmethodology for MOS current-mode logic frequency dividers”,IEEE Transactions on Circuits and Systems, Vol.54, No.2,pp.245-254, 2007.

S.L. Huang, Z.H. Wang and H.N. Ma, “A self-tuning adaptive1.9GHz fractional-N/integer frequency synthesizer”, Acta ElectronicaSinica, Vol.34, No.5, pp.769-773, 2006. (in Chinese)

C.H. Cao, K.O. Kenneth, “A power efficient 26-GHz 32:1static frequency divider in 130-nm Bulk CMOS”, IEEE Microw.Wirel. Co., Vol.15, No.11, pp.721-723, 2005.

Thomas H. Lee, The Design of CMOS Radio-Frequency IntegratedCircuits, 2nd edition, Cambridge, U.K., Cambridge UniversityPress, 2003.

Relative Articles

Supplements(0)

Cited By

Proportional views