Citation: | ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218. |
D.X. Yang, H.R. Wang and D.J. Zeng et al., “A 24GHz lowphase noise voltage-controleed oscillator with wide tuning-rangeand low power”, Chinese Journal of Electronics, Vol.21, No.1,pp.17-21, 2012.
|
B.Y. Chi, B.X. Shi and Z.H. Wang, “CMOS implementationof RF PLL frequency synthesizer”, Acta Electronica Sinica,Vol.32, No.11, pp.1761-1765, 2004. (in Chinese)
|
H. Hassan, M. Anis and M. Elmasry, “MOS current mode circuits:analysis, design, and variability”, IEEE Transactionson Very Large Scale Integration (VLSI) Systems, Vol.13, No.8,pp.885-898, 2005.
|
L. Tian, H.B. Zhu, W. Hong, “Research on ultra-wideband RFreceiver”, Acta Electronica Sinica, Vol.35, No.10, pp.1838-1842,2007. (in Chinese)
|
M. Alioto, R. Mita and G. Palumbo, “Design of high-speedpower-efficient MOS current-mode logic frequency dividers”,IEEE Transactions on Circuits and Systems, Vol.53, No.11,pp.1165-1169, 2006.
|
Y.T. Chen, M.W. Li, T.H. Huang and H.R. Chuang, “A V-BandCMOS direct injection-locked frequency divider using forwardbody bias technology”, IEEE Microwave and Wireless ComponentsLetters, Vol.20, No.7, pp.396-398, 2010.
|
A. Mirzaei, M.E. Heidari, R. Bagheri et al., “A Multi-Phaseinjection widens lock range of ring-oscillator-based frequencydividers”, IEEE Journal of Solid-State Circuits, Vol.43, No.3,pp.656-671, 2008.
|
B. Razavi, “A study of injection locking and pulling in oscillators”,Solid-State Circuits, Vol.39, No.9, pp.1415-1424, 2004.
|
P. Heydari, R. Mohanavelu, “Design of ultrahigh-speed lowvoltageCMOS CML buffers and latches”, IEEE Transactionson Very Large Scale Integration (VLSI) Systems, Vol.12, No.10,pp.1081-1093, 2004.
|
C. Kromer, G.V. Büen, G. Sialm et al., “A 40-GHz staticfrequency divider with quadrature outputs in 80-nm CMOS”,IEEE Microw. Wirel. Co., Vol.16, No.10, pp.564-566, 2006.
|
P. Heydari and R. Mohanavelu, “A 40-GHz flip-flop-based frequencydivider”, IEEE Transactions on Circuits and Systems,Vol.53, No.16, pp.1358-1362, 2006.
|
R. Nonis, E. Palumbo, P. Palestri and L. Selmi, “A designmethodology for MOS current-mode logic frequency dividers”,IEEE Transactions on Circuits and Systems, Vol.54, No.2,pp.245-254, 2007.
|
S.L. Huang, Z.H. Wang and H.N. Ma, “A self-tuning adaptive1.9GHz fractional-N/integer frequency synthesizer”, Acta ElectronicaSinica, Vol.34, No.5, pp.769-773, 2006. (in Chinese)
|
C.H. Cao, K.O. Kenneth, “A power efficient 26-GHz 32:1static frequency divider in 130-nm Bulk CMOS”, IEEE Microw.Wirel. Co., Vol.15, No.11, pp.721-723, 2005.
|
Thomas H. Lee, The Design of CMOS Radio-Frequency IntegratedCircuits, 2nd edition, Cambridge, U.K., Cambridge UniversityPress, 2003.
|