ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.
Citation: ZHANG Wei, ZHANG Liang, ZHANG Xu, MA Xuepo, LIU Yanyan. An Improved Current Mode Logic Latch[J]. Chinese Journal of Electronics, 2013, 22(1): 214-218.

An Improved Current Mode Logic Latch

  • In order to reduce power consumption and additional chip area, an improved Current mode logic (CML) latch, which can work at a lower power supply without the level shifter, is presented. To compensate the speed loss caused by large voltage swing, a cross coupled pair is added to the load of the latch. A simplified model which divides operating situation into different phases is built to illustrate the operating principle of the structure and optimize the speed of the circuit. Further analysis also indicates that the latch can work at a much lower voltage supply. The proposed divider has been used in a frequency synthesizer. Measurements were made to support above features. It has been proved that the structure in this work has more advantages than the conventional ones.
  • loading

Catalog

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return