SHI Weiwei and CHOY Chiusing, “Very-Low-Voltage and Cross-Submicron-Technology Passive Tag’s Logic Design,” Chinese Journal of Electronics, vol. 22, no. 4, pp. 661-665, 2013,
Citation: SHI Weiwei and CHOY Chiusing, “Very-Low-Voltage and Cross-Submicron-Technology Passive Tag’s Logic Design,” Chinese Journal of Electronics, vol. 22, no. 4, pp. 661-665, 2013,

Very-Low-Voltage and Cross-Submicron-Technology Passive Tag’s Logic Design

Funds:  This work is supported by the Open Fund of the Key Laboratory of Modern Communication and Information Processing, Shenzhen, and the Innovative Technology Commission (ITC) of Hong Kong (No.GHS/020/06, No.ITP/017/07LP).
  • Received Date: 2012-08-01
  • Rev Recd Date: 2012-11-01
  • Publish Date: 2013-09-25
  • A low-voltage wide-tolerance-range passive UHF RFID tag's baseband logic design is presented in this paper. Based on deep submicron CMOS technologies, the design utilizes tailored techniques to satisfy subthreshold operation: to deal with the specific timing and wide-rangevariation problems at very low power supply, and for the consideration of limited availability of RF power. Compensated addition is proposed for the PIE decoder, and poweraware scheme is applied to the entire logic part. Galoi Linear feedback shift register (LFSR) and one-hot counter are also applied t ofulfill critical timing requirements. Additionally, these techniques help to improve clock efficiency and reduce the frequency variation impact in low-voltage data link portions. Therefore the robustness in subthreshold operation is ensured. The logic design was fabricated in 180nm, 130nm and 90nm CMOS technologies respectively to verify the compatibility. In measurement the designs indicate competent subthreshold operation. The 90nm version can function at 0.33V.
  • loading
  • M. Roberti, “A 5-cent breakthrough”,
    T. Umeda et al., “A 950-MHz rectifier circuit for sensor networkt ags with 10-m Distance”, IEEE J. Solid-State Circuits, Vol.41,N o.1, pp.35-41, 2006.
    D. Kim, M.A. Ingram and W.W. Smith, “Measurements ofs mall-scale fading and path loss for long range RF tags”, IEEET rans. on Antennas and Propagation, Vol.51, No.8, pp.1740-1 749, 2003.
    J. Richmond, M. John, L. Alarcon, W. Zhou, W. Li, T.T. Liu,M . Alioto, S. Sanders, J. Rabaey, “Active RFID: Perpetual wirelessc ommunications platform for sensors”, Proc. of ESSCIRC,B ordeaux, France, 2012.
    TI-RFID, “UHF Gen 2 System Overview”, Texas Instruments,2 005.
    Impinj RFID Technology Series, “Gen 2 Tag Clock Rate WhatY ou Need to Know”,
    V. Roostaie et al., “A low power baseband processor for a dualm ode UHF E PCGen 2 RFID tag”, 3rd Intl. Conf. on Design and Tech. of Integrated Sys. in Nanoscale Era, Sfax, Tunisia,p p.1-5, 2008.
    A. Ricci et al., “Design of a 2μW RFID baseband processor featuringa n AES cryptography primitive”, 15th IEEE Intl. Conf.o n ICECS 2008, St. Julien's, pp.376-379, 2008.
    Andrea Ricci et al., “Improved pervasive sensing with RFID:A n ultra-low power baseband processor for UHF tags”, IEEET rans. on VLSI, Vol.17, No.12, pp.1719-1729, 2009.
    Weiwei Shi, Chiu-Sing Choy et al., “A 0.4 Vlow power basebandp rocessor for UHF passive RFID tags”, 8th IEEE InternationalNewCAS Conference, Montreal, Canada, pp.65-68, 2010.
    Weiwei Shi, Chiu-Sing Choy et al., “A 90nm RFID tag's basebandp rocessor with novel PIE decoder and uplink clock generator”,53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Seattle, USA, pp.644-647, 2010.
  • 加载中


    通讯作者: 陈斌,
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (552) PDF downloads(1419) Cited by()
    Proportional views


    DownLoad:  Full-Size Img  PowerPoint