Citation: | WANG Jiawen, LI Li, WANG Zhongfeng, et al., “Energy-Efficient Mapping for 3D NoC Using Logistic Function Based Adaptive Genetic Algorithms,” Chinese Journal of Electronics, vol. 23, no. 2, pp. 254-262, 2014, |
L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm", IEEE Computer, Vol.35, No.1, pp.70-78, 2002.
|
GE Fen and WU Ning, "Genetic algorithm based mapping and routing approach for network on chip architectures", Chinese Journal of Electronics, Vol.19, No.1, pp.91-96, 2010.
|
A.W. Topol, et al., "Three-dimensional integrated circuits", IBM J. Research and Development, Vol.50, No.4/5, 2006.
|
B. S. Feero and P. P. Pande, "Networks-on-chip in a threedimensional environment: A performance evaluation", IEEE Transactions on Computers, Vol.58, No.1, pp.32-45, 2009.
|
Radu Marculescu, Umit Y.Ogras, Li-Shiuan Peh, et al., "Outstanding reasearch problems in NoC design: System, microarchitecture, and circuit perspectives", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.28, No.1, pp.3-21, 2009.
|
E. Carvalho, C. Marcon, N. Calazans, et al., "Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs, system-on-chip", International Symposium on SOC, Tampere, Finland, pp.87-90, 2009.
|
Ewerson Luiz de Souza Carvalho, Ney Laert Vilar Calazans and Fernando Gehm Moraes, "Dynamic task mapping for MPSoCs", Design & Test of Computers, IEEE, Vol.27, No.5, pp.26-35, 2010.
|
Mandelli, Marcelo, Ost, Luciano and Carara, Everton, et al., "Energy-aware dynamic task mapping for NoC-based MPSoCs", IEEE International Symposium on Circuits and Systems, Rio De Janeiro, Brazil, pp.1676-1679, 2011.
|
J. Hu and R. Marculescu, "Energy-aware mapping for tilebased NOC architectures under performance constraints", Asia South Pacific Design Automic Conference, Kitakyushu, Japan, pp.233-239, 2003.
|
Srinivasan Murali and Giovanni De Micheli, "Bandwidthconstrained mapping of cores onto NoC architectures", Design, Automation and Test in Europe Conference and Exhibition Volume II, Paris, France, Vol.2, pp.896-901, 2004.
|
A. Hansson, K. Goossens, and A. Radulescu, "A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic", Hindawi VLSI Design, Vol.2007, 2007.
|
C.A.M. Marcon, E.I. Moreno, N.L.V. Calazans, and F.G. Moraes, "Comparison of network-on-chip mapping algorithms targeting low energy consumption", Computers & Digital Techniques, IET, Vol.2, No.6, pp.471-482, 2008.
|
Tang Lei, Shashi Kumar, "A two-step genetic algorithm for mapping task graphs to a network on chip architecture", Euromicro Symposium on Digital Systems Design, Warsaw, Poland, pp.180, 2003.
|
Fahime Moein-darbari, Ahmad Khademzade and Golnar Gharooni-fard, "CGMAP: A new approach to Network-on-chip mapping problem", IEICE Electronics Express, Vol.6, No.1, pp.27-34, 2009.
|
F.Ge andW.Ning, "Genetic algorithm based mapping and routing approach for Network on chip architectures", Chinese Journal of Electronics, Vol.19, No.1, pp.91-96, 2010.
|
G. Ascia, V. Catania, and M. Palesi, "Multi-objective mapping for meshbased NoC architectures", 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, Stockholm, Sweden, pp.182-187, 2004.
|
Wenbiao Zhou, Yan Zhang and Zhigang Mao, "Pareto based Multi-objective mapping IP cores onto NoC architectures", IEEE Asia Pacific Conference on Circuits and Systems, Singapore, pp.331-334, 2006.
|
A.A. Morgan, H. Elmiligi, M.W. El-Kharashi, and F. Gebali, "Multi-objective optimization of NoC standard architectures using genetic algorithms", IEEE International Symposium on Signal Processing and Information Technology, Luxor, Egypt, pp.85-90, 2010.
|
C. Addo-Quaye, "Thermal-aware mapping and placement for 3-D NoC designs", IEEE International SOC Conference, Herndon, USA, pp.25-28, 2005.
|
K. Skadron, T. Abdelzaher, and M. Stan, "Control-theoretic techniques and Thermal-RC modeling for accurate and localized dynamic thermal management", Eighth International Symposium on High-Performance Computer Architecture, Cambridge, USA, pp.17-28, 2002.
|
T. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers", Design Automation Conference, Paris, France, pp.524-529, 2002.
|
M. Srinivas and L.M. Patnaik, "Adaptive probabilities of crossover and mutation in genetic algorithms", IEEE Transactions on Systems, Man and Cybernetics, Vol.24, No.4, pp.656-667, 1994.
|
Wein-Tsung Shen, Chih-Hao Chao, Yu-Kuang Lien and An-Yeu (Andy) Wu, "A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-Chip network", First International Symposium on Networks-on-Chip, Princeton, USA, pp.317-322, 2007.
|
J.J. Grefenstette, "Optimization of control parameters for genetic algorithms", IEEE Transactions on Systems, Man and Cybernetics, Vol.16, No.1, pp.122-128, 1986.
|
Keith Vallerio, Task graphs for free (TGFF v3.0), 2008, Available: http://ziyang.eecs.umich.edu/~dickrp/tgff/.
|
Khalid Latif, Arir-Mohammad Rahmani and Tiberiu Seceleanu, et al., "Power-and Performance-aware IP mapping for NoCbased MPSoC platforms", 17th IEEE International Conference on Electronics, Circuits, and Systems, Athens, Greece, pp.758-761, 2010.
|