YIN Shouyi, ZHANG Zhen, HU Yang, LIU Leibo, WEI Shaojun. Mixed-Level Modeling Methodology for Network-on-Chip Architecture Exploration[J]. Chinese Journal of Electronics, 2014, 23(3): 468-473.
Citation: YIN Shouyi, ZHANG Zhen, HU Yang, LIU Leibo, WEI Shaojun. Mixed-Level Modeling Methodology for Network-on-Chip Architecture Exploration[J]. Chinese Journal of Electronics, 2014, 23(3): 468-473.

Mixed-Level Modeling Methodology for Network-on-Chip Architecture Exploration

Funds:  This work is supported by the China Major Science and Technology Project (No. 2013ZX01033001-001-003), the International Science and Technology Cooperation Project of China (No. 2012DFA11170), the Tsinghua Indigenous Research Project (No. 20111080997) and the National Natural Science Fundation of China (No. 61274131).
  • Received Date: 2012-09-01
  • Rev Recd Date: 2014-02-01
  • Publish Date: 2014-07-05
  • As Network on chip (NoC) architecture develops as an solution of interconnection in System on chip (SoC) designs, a detailed and flexible interconnection network model integrated in a full system evaluation framework becomes necessary. In this paper, we first present a mixed abstraction level modeling methodology for the performance evaluation of NoC architecture. Then based on our mixed level modeling methodology, we develop a full system mixed-level NoC evaluation and verification platform. Aiming to explore the details of the performance evaluation and hardware verification of interconnection part, we build NoC router at cycle-accurate, bus cycle level and build SoC peripherals at approximately time, bus phase transaction level which intend to gain higher simulation speed, and lower step to relative development of software. The experimental results show that the mixedlevel NoC evaluation platform can achieve both detailed architecture exploration and fast simulation speed.
  • loading
  • Initiative, Open SystemC. "OSCI TLM-2.0 user manual", http://www.systemc.org, 2008-6-9.
    Adve, Sarita V., Kourosh Gharachorloo, "Shared memory consistency models: A tutorial.", Computer, Vol.29, No.12, pp.66-76, 1996.
    Fazzino F., M. Palesi, D. Patti, "Noxim: Network-on-chip simulator", http://sourceforge. net/projects/noxim, 2013-10-26.
    Jain, Lavina, et al., "NIRGAM: A simulator for NoC interconnect routing and application modeling", Design, Automation and Test in Europe Conference, pp.16-20, 2007.
    Amit Kumar, et al., "A system-level perspective for efficient NoC design", IEEE International Symposium on Parallel and Distributed Processing, pp.1-5, 2008.
    J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, et al., "Graphite: A distributed parallel simulator for multicores", International Symposium on High Performance Computer Architecture, pp.1-12, 2010.
    Ren Pengju, Mieszko Lis, Myong Hyon Cho, et al., "HORNET: A cycle-level multicore simulator", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.31, No.6, pp.890-903, 2012.
    Zolghadr, Mahdy, Koosha Mirhosseini, et al., "GPU-based NoC simulator", IEEE/ACM International Conference on Formal Methods and Models for Codesign, pp.83-88, 2011.
    Pellauer Michael, et al., "A-port networks: Preserving the timed behavior of synchronous systems for modeling on FPGAs", ACM Transactions on Reconfigurable Technology and Systems, Vol.2, No.3, pp.1-26, 2009.
    Banerjee, Nilanjan, Praveen Vellanki, et al., "A power and performance model for network-on-chip architectures", Design, Automation and Test in Europe Conference, pp.1250-1255, 2004.
    J.Emer, P.AHuja, E.Borch, et al., "Asim: A performance model", Computer, Vol.35, No.2, pp.68-76, 2002.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (247) PDF downloads(1208) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return