Jaesung Lee, “A Fast Quantitative Analysis and Performance Estimation Method of SoC Bus Architectures,” Chinese Journal of Electronics, vol. 23, no. 4, pp. 682-687, 2014,
Citation: Jaesung Lee, “A Fast Quantitative Analysis and Performance Estimation Method of SoC Bus Architectures,” Chinese Journal of Electronics, vol. 23, no. 4, pp. 682-687, 2014,

A Fast Quantitative Analysis and Performance Estimation Method of SoC Bus Architectures

Funds:  This work was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (No.2012R1A1A1038515)
  • Received Date: 2013-07-01
  • Rev Recd Date: 2014-01-01
  • Publish Date: 2014-10-05
  • Various multi-layered bus architectures are now being used in the SoC industry. Reckless use of bus layers may result in low utilization of communication resource and waste silicon area. This paper introduces a quantitative analysis at the initial stage of SoC design. The time complexity is examined and it is found that their scale is the order of n to the power of n, or combinatorial, and thus the problem is NP-complete. The paper proposes some heuristic methods through in-depth investigation and applies them to each step of the exploration to reduce the time complexity. The exploration processes and the proposed methods are implemented as a software program and several experiments are performed. From the results, the performance of SNP turns out to be significantly enhanced and achieves 25% enhancement in comparison with a de-facto standard bus, AXI. For time complexity, the reduction ratio goes down to 3.7×10-6.
  • loading
  • S. Pasricha, N. Dutt and M. Ben-Romdhane, BMSYN: Bus matrix communication architecture synthesis for MPSoC,IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol.26, No.8, pp.1454-1464, 2007.
    D. Shanthi and R. Amutha, Performance analysis of on-chip communication architecture in MPSoC, Int'l Conf. on Emerging Trends in Electrical and Computer Technology (ICETECT), Nagercoil, India, pp.811-815, 2011.
    V. Akhlaghi, M. Kamal, A. Afzali-Kusha and M. Pedram, An efficient network on-chip architecture based on isolating local and non-local communications, Design, Automation & Test in Europe Conf. & Exhibition (DATE), pp.350-353, 2013.
    J. Lee and H.J. Lee, Wire optimization for multimedia SoC and SiP designs, IEEE Trans. Circuits Syst. I, Vol.55, No.8, pp.2202-2215, 2008.
    A. Cayley, A theorem on trees, Quart. J. Math., Vol.23, pp.376-378, 1889.
    H. Prüfer, Never beweis eines satzes über permutationen, Arch. Math. Phys. Sci., Vol.27, pp.742-744, 1918.
    T. Seceleanu, V. Leppanen, J. Suomi and O. Nevalainen, Resource allocation methodology for the segmented bus platform, Proc. of IEEE SOC Conference, pp.129-132, Herndon, Virginia, USA, 2005.
    The MathWorks, Statistics Toolbox Documentation, available at http://www.mathworks.co.kr/access/helpdesk/help/toolbox/ stats/index.html?/access/helpdesk/help/toolbox/stats/, 2014-03-06.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (475) PDF downloads(929) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return