Citation: | YANG Yintang, WU Ruizhen, ZHANG Li, et al., “An Asynchronous Adaptive Priority Round-Robin Arbiter Based on Four-Phase Dual-rail Protocol,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 1-7, 2015, |
W. Song and E. Doug, "Survey of asynchronous networks-onchip", Journal of Computer-Aided Design & Computer Graphics, Vol.24, No.6, pp.699-709, 2012. (in Chinese)
|
Y.F. Yang, Z.M. Zhu, D. Zhou, et al., "Delay-independent asynchronous dynamic priority arbiter for the network on chips", Journal of Xidian University, Vol.39, No.1, pp.53-60, 2012. (in Chinese)
|
K.B. Zhang, X.B. Gao, X.L. Li, et al., "Partially supervised neighbor embedding for example-based image super-resolution", IEEE Journal on Selected Topics in Signal Processing, Vol.5, No.2, pp.230-239, 2011.
|
ITRS. "International technology roadmap for semiconductors", http://www.itrs.net/home.html, 2010-8-3.
|
Y.H. Huang, G.J. Ling, S.H. Liao, et al., "The research on the game theory-based on-chip-bus arbitration mechanism", Acta Electronica Sinica, Vol.38, No.11, pp.2476-2481, 2010. (in Chinese)
|
F.A. Parsan, W.K. Al-Assadi and S.C. Smith, "Gate mapping automation for asynchronous NULL convention logic circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.22, No.1, pp.99-112, 2014.
|
A. Kondratyev and K. Lwin, "Design of asynchronous circuits using synchronous CAD tools", IEEE Design & Test of Computers, Vol.4, No.19, pp.107-117, 2002.
|
J. Spars and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer, Germany, pp.14-19, 2001.
|
Y.B. Shi, S.B. Furber and J. Garside, "Fault tolerant delay insensitive inter-chip communication", 15th IEEE Symposium on Asynchronous Circuits and Systems, Santa Monica, USA, pp.77-84, 2009.
|
Y.T. Yang, X.G. Guan, D. Zhou, et al., "A full asynchronous serial transmission converter for network-on-chips", Journal of Semiconductors, Vol.31, No.4, pp.85-93, 2010.
|
H.K. Peng and Y.L. Lin, "An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitration", Transactions on Embedded Computing Systems, Vol.9, No.4, pp.1-35, 2010.
|
S. Abdel-Hafeez and S. Harb, "A VLSI high-performance priority encoder using standard CMOS library", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.53, No.8, pp.597-601, 2006.
|
H.F. Ugurdag, F. Temizkan and O. Baskirt, "Fast two-pick n2n round-robin arbiter circuit", Electronics Letters, Vol.48, No.13, pp.759-760, 2012.
|
H.F. Ugurdag and O. Baskirt, "An in-depth look at prior art in fast round-robin arbiter circuits", http://hdl.handle. net/10679/159, 2011-8-1.
|
K. Lahiri, A. Raghunathan and G. Lakshminarayana, "The LOTTERYBUS on-chip communication architecture", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.14, No.6, pp.596-608, 2006.
|
A.K. Singh, A. Shrivastava and G.S. Tomar, "Design and implementation of high performance AHB reconfigurable arbiter for onchip bus architecture", 2011 International Conference on Communication Systems and Network Technologies, Katra, India, pp.455-459, 2011.
|
S. Golubcovs, D.L. Shang, F. Xia, et al., "Concurrent multiresource arbiter: Design and application", IEEE Transactions on Computers, Vol.62, No.1, pp.31-44, 2013.
|
H. Shah, A. Raabe and A. Knoll, "Priority division: A highspeed shared-memory bus arbitration with bounded latency", Design, Automation & Test in Europe Conference & Exhibition, Grenoble, France, pp.1530-1591, 2011.
|
D. Shanthi and R. Amutha, "Performance analysis of on-chip communication architecture in MPSoC", 2011 International Conference on Emerging Trends in Electrical and Computer Technology, Tamil Nadu, India, pp.811-815, 2011.
|