Citation: | PAN Min, FENG Jun. Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS[J]. Chinese Journal of Electronics, 2015, 24(1): 71-75. |
G. Wang, Z.G. Wang, W. Li, et al., "40Gb/s demultiplexer based on SiGe process", Research & Progress of SSE, Vol.29, No.2, pp.276-280, 2009.
|
L. Zhou, D.Y. Wu, J.W. Chen, et al., "12.5Gbps 1:16 DEMUX IC with high speed synchronizing circuits", Journal of Semiconductors, Vol.32, No.12, pp.125010-1-5, 2011.
|
Jooseok Lee, Jongwon Lee and Kyounghoon Yang, "A lowpower 40-Gb/s 1:2 demultiplexer IC based on a resonant tunneling diode", IEEE Transactions on Nanotechnolog, Vol.11, No.3, pp.431-434, 2012.
|
B.G. Kim, L.S. Kim, S. Byun, et al., "A 20 Gb/s 1:4 DEMUX without inductors and low-power divider-by-2 circuit in 0.13μm CMOS", IEEE Journal of Solid-State Circuits, Vol.43, No.2, pp.541-549, 2008.
|
Y.M. Chen, T. Wang and H. Wang, "A 40-Gb/s quarter rate CDR with 1:4 demultiplexer in 90nm CMOS technology" , 2010 12th IEEE International Conference on Communication Technology, Nanjing, China, pp.673-676, 2010.
|
Takayuki Sekiguchi, Shuhei Amakawa, Noboru Ishihara, et al, "An 8.9mW25Gb/s inductorless 1:4 DEMUX in 90nm CMOS", 2009 International SOC Design Conference, Korea, Busan, pp.404-407, 2009.
|
A. Mineyamal, T. Suzuki, H. Ito, et al., "A 20Gb/s 1:4 DEMUX with near-rail-to-rail logic swing in 90nm CMOS process", Proceedings of 2009 IEEE MTT-S International Microwave Workshop Series on Signal Integrity and High-Speed Interconnects, Guadalajara, Mexico, pp.119-122. 2009.
|
F. Xie and Y.Y. Xu, "Design of low voltage ultra high-speed 1:16 DEMUX by 0.18μm CMOS process", Proceedings of the 2nd International Conference on Future Computer and Communication, Wuhan, China, pp.536-539, 2010.
|
S. Utku and K.K.Y. Chih, "A comprehensive delay model for CMOS CML circuits", IEEE Transitions in Circuits and Systems, Vol.55, No.9, pp.2608-2618, 2008.
|
X.S. Tang, X.J. Wang, S.Y. Zhang, et al., "A 2-Gb/s 1:16 demultiplexer in 0.18μm CMOS process", Proceedings of 2008 Global Symposium on Millimeter Waves, Nanjing, China, pp.98-100, 2008.
|
M. Pan and J. Feng, "Design of low-power 10Gbit/s 1:4 demultiplexer in 0.18μm CMOS", Journal of Southeast University (Natural Science Edition), Vol.43, No.2, pp.274-278, 2013. (in Chinese)
|
Y.J. Li and J. Feng, "A 3.6Gb/s 60mW 4:1 multiplexer in 0.35- μm CMOS", Proceedings of International Symposium on Signals, Systems and Electronics, Nanjing, China, pp.1-3, 2010.
|
C.C. Zhang, "Research on ultra high speed clock and data recovery integer circuits and demultiplexer integrated circuits", Ph.D. Thesis, Southeast University, Nanjing, China, 2009.
|
W. Zhang, L. Zhang, X. Zhang, et al., "An improved current mode logic latch", Chinese Journalof Electronics, Vol.22, No.1, pp.214-218, 2013.
|