Citation: | ZHANG Jun, “XY-Type GPU Cache: Exploiting Spatial Localities in both X and Y Directions to Avoid Conflict Miss,” Chinese Journal of Electronics, vol. 24, no. 1, pp. 88-95, 2015, |
J. Frailong,W. Jalby and J. Lenfant, "A XOR-schemes: A flexible data organization in parallel memories", Proc. of the International Conference on Parallel Processing, Washington DC, USA, pp.276-283, 1985.
|
A. Seznec, "A case for two-way skewed-associative caches", Proc. of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, USA, pp.169-178, 1993.
|
M. Kharbutli, K. Irwin,Y.Solihin and J. Lee, "Using prime numbers for cache indexing to eliminate conflict misses", Proc. of 10th International Symposium on High Performance Computer Architecture, Los Alamitos, CA, USA, pp.288-299, 2004.
|
S. Ramaswamy and S. Yalamanchili, "Improving cache efficiency via resizing + remapping", Proc. of IEEE 25th International Conference Oncomputer Design, Lake Tahoe, CA, USA, pp.47-54, 2007.
|
Fenglong Song, Zhiyong Liu, Dongrui Fan, Junchao Zhang, Lei Yu, Nan Yuan and Wei Lin, "Design of new hash mapping functions", Proc. of IEEE 9th International Conference on Computer and Information Technology, Piscataway, NJ, USA, pp.45-50, 2009.
|
Chuanjun Zhang, "Balanced cache: Reducing conflict misses of direct-mapped caches through programmable decoders", Proc. of 33rd International Symposium on Computer Architecture, Los Alamitos, CA, USA, pp.155-166, 2006.
|
Hamed Azimi Abbas Vafaei, "Separating conflict misses to reduce miss-rate of caches through an unified replacement policy", Proc. of the 15th CSI International Symposium on Computer Architecture and Digital Systems, Tehran, Iran, pp.167- 170, 2010.
|
Rolán Dyer, Fraguela Basilio B. and Doallo Ramón, "Reducing capacity and conflict misses using set saturation levels",Proc. of 17th International Conference on High Performance Computing, Goa, India, 2010.
|
Jain Neetika, Mittal Shaily and Ahlawat Prachi, "Reducing conflict misses using fraction associative mapping", Proc. of 2nd IEEE International Conference on Parallel, Distributed and Grid Computing, Waknaghat, Solan, Himachal Pradesh, India , pp.349-354, 2012.
|