Citation: | WANG Fei, WANG Da, YANG Haigang, et al., “On-Chip Generating FPGA Test Configuration Bitstreams to Reduce Manufacturing Test Time,” Chinese Journal of Electronics, vol. 25, no. 1, pp. 64-70, 2016, doi: 10.1049/cje.2016.01.010 |
Xilinx Inc., Xilinx Data Sheet, “7 Series FPGAs Configurable Logic Block”, http://www.xilinx.com, 2011.
|
C. Chen, J.W. Zhao, E. Chang and X.Y. Li, “A holistic methodology to address leading edge FPGA manufacturing challenge”, Intl. Conf. Solid-State and Integrated Circuit Technology (ICSICT), 2010.
|
A. Doumar and H. Ito, “Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: A survey”, IEEE Trans. on Very Large Scale Integration Systems (TVLSI), Vol.11, No.3, pp.386-405, 2003.
|
M. Tahoori and S. Mitra, “Test compression for FPGAs”, Intl. Test Conf. (ITC), pp.1-9, 2006.
|
M. Abramovici and C. Stroud, “BIST-based test and diagnosis of FPGA logic blocks”, IEEE Trans. on Very Large Scale Integration Systems (TVLSI), Vol.9, No.1, pp.159-172, 2001.
|
J. Smith, T. Xia and C. Stroud, “An automated BIST architecture for testing and diagnosing FPGA interconnect faults”, Journal of Electronic Testing, Vol.22, No.3, pp.239-253, 2006.
|
S. Dutt, V. Verma and V. Suthar, “Built-in-self-test of FPGAs with provable diagnosabilities and high diagnostic coverage with application to online testing”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.27, No.2, pp.309-326, 2008.
|
Zhiquan Zhang, Zhiping Wen, Lei Chen, et al., “BIST approach for testing configurable logic and memory resources in FPGAs”, IEEE Asia Pacific Conference on Circuits and Systems, pp.1767-1770, 2008.
|
M. Tahoori and S. Mitra, “Application-independent testing of FPGA interconnects”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol.24, No.11, pp.1774-1783, 2005.
|
M. Rozkovec and O. Novak, “Structural test of programmed FPGA circuits”, Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp.136-139, 2009.
|
S. Trimberger, “Effects of FPGA architecture on FPGA routing”, Proc. ACM/IEEE Design Automation Conf., pp.574-578, 1995.
|
A. Doumar and H. Ito, “Testing the logic cells and interconnect resources for FPGAs”, Asian Test Symp. (ATS), pp.369-374, 1999.
|
S. McCracken and Z. Zilic, “FPGA test time reduction through a novel interconnect testing scheme”, Intl. Symp. on Field Programmable Gate Arrays (FPGA), 2002.
|
K. Inoue, M. Koga, et al., “An easily testable routing architecture and prototype chip”, IEICE Transactions, Vol.95-D, No.2, pp.303-313, 2012.
|
Yong Fu, Chi Wang, Liguang Chen, et al., “A novel full coverage test method for CLBs in FPGA”, ACM/SIGDA Intl' Symp. on Field Programmable Gate Arrays (FPGA), 2012.
|
Yenlin Peng, Dingming Kwai, Yungfa Chou, et al., “Application-independent testing of 3-D field programmable gate array interconnect faults”, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.22, No.2, pp.207-219, 2014.
|
Xilinx Inc., “Apparatus for testing an interconnecting logic fabric”, Patent, US6996758B1, USA, 1997.
|
M. Renovell, P. Faure, et al., “IS-FPGA: A new symmetric FPGA architecture with implicit scan”, Intl. Test Conf. (ITC), pp.924-931, 2001.
|
Altera Corp., “Scan chain circuitry for delay fault testing of logic circuits”, Patent, US7949916B1, USA, 2008.
|
Xilinx Inc., “Configuration Bus Interface Circuit for FPGAs”, Patent, US6429682, USA, 2002.
|