Citation: | TANG Wenyi, JIA Song, WANG Yuan, “Dual-Voltage Single-Rail Dynamic DPA-Resistant Logic Based on Charge Sharing Mechanism,” Chinese Journal of Electronics, vol. 26, no. 5, pp. 899-904, 2017, doi: 10.1049/cje.2017.03.003 |
P. Kocher, J. Jaffe and B. Jun, "Differential power analysis", M.J. Wiener (ed.), CRYPTO 1999 LNCS, California, USA, pp.388-397, 1999.
|
E. Brier, C. Clavier and F. Olivier, "Correlation power analysis with a leakage model", Cryptographic Hardware and Embedded Systems, Cambridge, MA, USA, pp.16-29, 2004.
|
B. Gierlichs, L. Batina, P. Tuyls, et al., "Mutual information analysis", Cryptographic Hardware and Embedded Systems, Washington, D.C., USA, pp.426-442, 2008.
|
K. Tiri, M. Akmal and I. Verbauwhede, "A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards", Proc. IEEE 28th Euro. Solid-State Circuit Conf., Firenze, Italie, pp.403-406, 2002.
|
M. Bucci, L. Giancane, R. Luzzi, et al., "Three-phase dual-rail pre-charge logic", Cryptographic Hardware and Embedded Systems, Yokohama, Japan, pp.232-241, 2006.
|
M. Bucci, L. Giancane, R. Luzzi, et al., "Delay-based dual-rail precharge logic", IEEE Transactions on Very Large Scale Integration Systems, Vol.19, No.7, pp.1147-1153, 2011.
|
P. Wang, Y. Zhang and X. Zhang, "Design of two-phase SABL flip-flop for resistant DPA attacks", Chinese Journal of Electronics, Vol.22, No.4, pp.833-837, 2013
|
E. Menendez and K. Mai, "A high-performance, low-overhead, power-analysis-resistant, single-rail logic style", IEEE International Workshop on Hardware-Oriented Security and Trust, Anaheim, CA, USA, pp.33-36, 2008.
|
D. Canright, "A very compact S-box for AES", Cryptographic Hardware and Embedded Systems, Edinburgh, UK, pp.441-455, 2005.
|