Citation: | HE Zhenxue, XIAO Limin, HUO Zhisheng, et al., “POA-FPRMs: Power Optimization Approach of Fixed Polarity Reed-Muller Expressions for Incompletely Specified Boolean Functions,” Chinese Journal of Electronics, vol. 28, no. 6, pp. 1144-1151, 2019, doi: 10.1049/cje.2019.07.009 |
Qu, T., Wang, L., Luo, W., et al., "A novel method for large ISPFRM function optimization". Acta Electronica Sinica, Vol.46, No.5, pp.1101-1106, 2018.(in Chinese)
|
Liang, H., Xia, Y., Qian, L., et al., "Low power 3-input AND/XOR gate design". Journal of Computer-Aided Design & Computer Graphics, Vol.27, No.5, pp.940-945, 2015.
|
Xiao, L., He, Z., Ruan, L., et al., "Optimization of best polarity searching for mixed polarity Reed-Muller logic circuit". IEEE International System-on-Chip Conference, pp.275-280, 2015.
|
Wang, X., Lu, Y., Zhang, Y., et al., "Power optimization in logic synthesis for mixed polarity Reed-Muller logic circuits". The Computer Journal, Vol.58, No.6, pp.1307-1313, 2015.
|
Zhang, Q., Wang, P., Hu, J., et al., "Cube-based synthesis of ESOPs for large functions". Chinese Journal of Electronics, Vol.27, No.3, pp.527-534, 2018.
|
He, Z., Qin, G., Xiao, L., et al., "An efficient polarity optimization approach for fixed polarity Reed-Muller logic circuits based on novel binary differential evolution algorithm". The IFIP International Conference on Network and Parallel Computing, pp.118-121, 2017.
|
Fu, Q., Wang, P., Wang, M., et al., "An improved multiobjective particle swarm optimization algorithm for polarity optimization of FPRM circuits". Journal of Computer-Aided Design & Computer Graphics, Vol.30, No.3, pp.540-548, 2018.
|
Wang, T., Zhang, H., Wang, J. "Search of the best delay polarity of ternary FPRM circuit based on XOR/AND logic". Bulletin of Science and Technology, Vol.33, No.1, pp.71-75, 2017.
|
Liu, Y., Yang, Y., Zhang, C., et al., "A novel method for fuzzing test cases generating based on genetic algorithm". Acta Electronica Sinica, Vol.45, No.3, pp.552-556, 2017.
|
Shen, Y., Zhu, Z., Zhang, Y., et al., "Compressed sensing image reconstruction algorithm based on rank minimization". Acta Electronica Sinica, Vol.44, No.3, pp.572-579, 2016.(in Chinese)
|
Chandan, B., Soumya, J., Laxmidhar., et al., "Synthesis of ESOP-based reversible logic using negative polarity ReedMuller form", Proceedings of the 2014 IEEE Students' Technology Symposium, pp.286-291, 2014.
|
Lin, C., Jha, "NIRAJK.RMDDS:Reed-Muller decision diagram synthesis of reversible logic circuits". ACM Journal on Emerging Technology in Computing Systems, Vol.10, No.2, pp.14:1-14:25, 2014.
|
Liu, S., Gu, S., Peng, J., "Self-adaptive processing and forecasting algorithm for univariate linear time series", Chinese Journal of Electronics, Vol.26, No.6, pp.1147-1153, 2017.
|
A. E. A. Almaini., P. Thomson., D. Hanson, "Tabular techniques for Reed-Muller logic", International Journal of Electronics, Vol.70, pp.23-34, 1991.
|
Wang, F., Zhou, L. "Cellular multi-objective genetic algorithm based on hybrid elite and application", Acta Electronica Sinica, Vol.44, No.3, pp.709-717, 2016.(in Chinese)
|
Zhang, Y., Wan, X., Zheng, X., et al., "Cellular genetic algorithm for multiobjective optimization based on orthogonal design", Acta Electronica Sinica, Vol.44, No.1, pp.87-94, 2016.
|
Wang, D., Wang, P., "Power optimization of incompletely specified fixed polarity Reed-Muller circuits", Proceedings of the 11th International Conference on Solid-State and Integrated Circuit Technique, pp.1-3, 2012.
|
Yu, H., Wang, P., Zhang, H., et al., "Optimization of MPRM circuits based on ternary diversity particle swarm optimization", Acta Electronica Sinica, Vol.45, No.7, pp.1601-1607, 2017.
|
Xia, Y., Wu, X., A. E. A, Almaini. "Power minimization of FPRM functions based on polarity conversion". Journal of Computer Science and Technology, Vol.18, No.3, pp.325-331, 2003.
|
Sambhu, N., Santanu, C. "AND-XOR network synthesis with area-power trade-off". IEEE Region 10 and Third International Conference on Industrial and Information Systems, pp.1-6, 2008.
|
Wang, X., Lu, Y., Zhang, Y., et al., "Probabilistic modeling during power estimation for mixed polarity Reed-Muller logic circuits". IEEE International Conference on Green Computing and Communications, pp.1414-1418, 2013.
|